{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:50:25Z","timestamp":1778604625081,"version":"3.51.4"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tvlsi.2025.3596452","type":"journal-article","created":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T18:23:12Z","timestamp":1755282192000},"page":"3057-3070","source":"Crossref","is-referenced-by-count":2,"title":["ControlPULPlet: A Flexible Real-time Multicore RISC-V Controller for 2.5-D Systems-in-Package"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-9924-3536","authenticated-orcid":false,"given":"Alessandro","family":"Ottaviano","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-9315","authenticated-orcid":false,"given":"Robert","family":"Balas","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9700-1286","authenticated-orcid":false,"given":"Tim","family":"Fischer","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0326-9676","authenticated-orcid":false,"given":"Thomas","family":"Benz","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1148-2450","authenticated-orcid":false,"given":"Andrea","family":"Bartolini","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic and Information Engineering (DEI), University of Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473996"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413759"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-024-00761-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3415487"},{"key":"ref5","volume-title":"Power Control System Architecture","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9308-9"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2017.322"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2022.3222727"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-024-01126-y"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10248006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3377130"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3329930"},{"key":"ref16","article-title":"Configuring power management functionalities in a processor","year":"2016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873584"},{"key":"ref18","volume-title":"AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite","year":"2023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3694687"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI51249.2020.00017"},{"key":"ref21","volume-title":"STM32F042F6 Microcontroller","year":"2024"},{"key":"ref22","volume-title":"AURIX Family\u2013TC21XL","year":"2024"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS48598.2019.9188239"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67630-2_21"},{"key":"ref25","volume-title":"AURIX Family\u2013TC29x","year":"2024"},{"key":"ref26","volume-title":"AST2600","year":"2024"},{"key":"ref27","volume-title":"AURIX Family\u2013TC4x","year":"2024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431555"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3257686"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CICC63670.2025.10983802"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904754"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCS61882.2024.10602874"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11222394\/11125926.pdf?arnumber=11125926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:15:16Z","timestamp":1761930916000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11125926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":36,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3596452","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}