{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:14:50Z","timestamp":1764184490146,"version":"3.46.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Ant Group through CCF-Ant Research Fund","award":["RF20230305"],"award-info":[{"award-number":["RF20230305"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tvlsi.2025.3600673","type":"journal-article","created":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T18:24:36Z","timestamp":1757010276000},"page":"3355-3368","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Polynomial Multiplication Accelerator for Lattice-Based Cryptography With a 2-D Winograd-Based Divide-and-Conquer Method"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-0132-3319","authenticated-orcid":false,"given":"Jianfei","family":"Wang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Zhen","family":"Zhou","sequence":"additional","affiliation":[{"name":"Ant Group Company Ltd., Hangzhou, Zhejiang, China"}]},{"given":"Fahong","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Yishuo","family":"Meng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Jia","family":"Hou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]},{"given":"Xin","family":"Tang","sequence":"additional","affiliation":[{"name":"Ant Group Company Ltd., Hangzhou, Zhejiang, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8221-7670","authenticated-orcid":false,"given":"Chen","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xi’an Jiaotong University, Xi’an, Shaanxi, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2018.00032"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89339-6_16"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_12"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-10970-7_16"},{"key":"ref5","first-page":"144","article-title":"Somewhat practical fully homomorphic encryption","volume":"2012","author":"Fan","year":"2012","journal-title":"IACR Cryptol. EPrint Arch."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3188943"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3144101"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962336"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3049002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST59942.2023.10409344"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3277865"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207657"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1277548.1277552"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3332880"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3339566"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970364"},{"key":"ref18","first-page":"1","article-title":"High-speed hardware architectures and fair FPGA benchmarking of CRYSTALS-kyber, NTRU, and saber","volume-title":"Proc. NIST 3rd Standardization Conf.","author":"Dang"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.435"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3331225"},{"volume-title":"WinCNN","year":"2020","author":"Lavin","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47721-7_24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104451"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3470335"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.414-460"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-90022-9_23"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3483631"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00058"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.482-505"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-41181-6_24"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2024.3384507"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.62056\/aebn-4c2h"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-22966-4_7"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-97-5025-2_8"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/5967635"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs.2018.5427"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11268916\/11151218.pdf?arnumber=11151218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:39Z","timestamp":1764184059000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11151218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":36,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3600673","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}