{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T06:36:11Z","timestamp":1767076571524,"version":"3.48.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62331009"],"award-info":[{"award-number":["62331009"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tvlsi.2025.3600764","type":"journal-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:34:09Z","timestamp":1756319649000},"page":"71-82","source":"Crossref","is-referenced-by-count":0,"title":["PCBRouteNet: Dynamic Quadrilateral-Flow Dataset and Benchmarks for Machine-Learning PCB Routing"],"prefix":"10.1109","volume":"34","author":[{"given":"Zhihao","family":"Ren","sequence":"first","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China"}]},{"given":"Hao","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China"}]},{"given":"Hao","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China"}]},{"given":"Jun","family":"Tu","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1265-0775","authenticated-orcid":false,"given":"Jienan","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China, Chengdu, Sichuan, China"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/EDAPS.2013.6724408"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCAD.2010.2097173"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISQED.2010.5450514"},{"key":"ref4","first-page":"606","article-title":"An integer linear programming based routing algorithm for flip-chip design","volume-title":"Proc. 44th ACM\/IEEE Design Autom. Conf.","author":"Fang"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DAC56929.2023.10247728"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TADVP.2004.831864"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCA51439.2020.9264558"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/3569052.3571874"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1007\/s11432-022-3571-8"},{"key":"ref10","article-title":"OpenABC-D: A large-scale dataset for machine learning guided integrated circuit synthesis","author":"Chowdhury","year":"2021","journal-title":"arXiv:2110.11292"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/1735023.1735033"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TSSC.1968.300136"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/DATE.2011.5763080"},{"key":"ref14","first-page":"170","article-title":"A unified printed circuit board routing algorithm with complicated constraints and differential pairs","volume-title":"Proc. 26th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Lin"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TEC.1961.5219222"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/IAC.2016.7905706"},{"key":"ref17","first-page":"332","article-title":"A correct network flow model for escape routing","volume-title":"Proc. 46th ACM\/IEEE Design Autom. Conf.","author":"Yan"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/3489517.3530577"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/DAC18074.2021.9586296"},{"key":"ref20","first-page":"1","article-title":"Obstacle-avoiding multiple redistribution layer routing with irregular structures","volume-title":"Proc. 41st IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Chen"},{"issue":"24","key":"ref21","doi-asserted-by":"crossref","first-page":"4942","DOI":"10.3390\/electronics12244942","article-title":"A novel global routing algorithm for printed circuit boards based on triangular grid","volume":"12","author":"Chen","year":"2023","journal-title":"Electronics"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1016\/j.vlsi.2022.05.008","article-title":"Resource allocation applied to flexible printed circuit routing based on constrained Delaunay triangulation","volume":"87","author":"Wang","year":"2022","journal-title":"Integration"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/ISCAS56072.2025.11043224"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TCAD.2015.2402657"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/ICCAD.2013.6691193"},{"key":"ref26","article-title":"Scaling laws for neural language models","author":"Kaplan","year":"2020","journal-title":"arXiv:2001.08361"},{"key":"ref27","article-title":"Training compute-optimal large language models","author":"Hoffmann","year":"2022","journal-title":"arXiv:2203.15556"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ASPDAC.2008.4483950"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/TCAD.2024.3486241"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11318092\/11142741.pdf?arnumber=11142741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T06:33:15Z","timestamp":1767076395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11142741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3600764","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}