{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:14:40Z","timestamp":1764184480668,"version":"3.46.0"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62271300","12141107"],"award-info":[{"award-number":["62271300","12141107"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011470","name":"Shanghai Municipal Science and Technology Commission","doi-asserted-by":"publisher","award":["24DP1501100","24DP1500600"],"award-info":[{"award-number":["24DP1501100","24DP1500600"]}],"id":[{"id":"10.13039\/501100011470","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tvlsi.2025.3602401","type":"journal-article","created":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:28:18Z","timestamp":1757096898000},"page":"3423-3436","source":"Crossref","is-referenced-by-count":0,"title":["Unlimited Vector Processing for Wireless Baseband Based on RISC-V Extension"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7034-5780","authenticated-orcid":false,"given":"Limin","family":"Jiang","sequence":"first","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle and the School of Communication and Information Engineering, Shanghai University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3240-7900","authenticated-orcid":false,"given":"Yi","family":"Shi","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle and the School of Communication and Information Engineering, Shanghai University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5528-7606","authenticated-orcid":false,"given":"Yihao","family":"Shen","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle and the School of Communication and Information Engineering, Shanghai University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3713-8671","authenticated-orcid":false,"given":"Shan","family":"Cao","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle and the School of Communication and Information Engineering, Shanghai University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8522-5721","authenticated-orcid":false,"given":"Zhiyuan","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle and the School of Communication and Information Engineering, Shanghai University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0651-0071","authenticated-orcid":false,"given":"Sheng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2004.54"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-022-01833-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589350"},{"volume-title":"RISC-V-Spec","year":"2021","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126208"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3174587"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697558"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2003.821107"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2002.996940"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5GWF49715.2020.9221397"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2011.2165830"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"volume-title":"SiFive Intelligence X280","year":"2022","key":"ref14"},{"volume-title":"AndesCore NX27V Processor","year":"2021","key":"ref15"},{"volume-title":"Semidynamics Vector Unit-Only 100% Customisable RISC-V Vector Unit","year":"2024","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00017"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3388896"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS60917.2024.10658697"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454387"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"ref24","article-title":"Arrow: A RISC-V vector accelerator for machine learning inference","author":"Al Assir","year":"2021","journal-title":"arXiv:2107.07169"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3118046"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FDL50818.2020.9232940"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.000-5"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3466224"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774679"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3182483"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181071"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00063"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00025"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2024.3416820"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00025"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480099"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3254810"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/hcs59251.2023.10254715"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1176"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1845"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-024-06530-x"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.12"},{"volume-title":"Introducing CEVA-XC16","year":"2020","key":"ref44"},{"volume-title":"Learn the Architecture-Optimizing C Code With Neon Intrinsics","year":"2025","key":"ref45"},{"volume-title":"Ara Apps","year":"2021","key":"ref46"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICM63406.2024.10815830"},{"key":"ref48","first-page":"97","article-title":"Scan primitives for GPU computing","volume-title":"Proc. SIGGRAPH\/Eurographics Workshop Graph. Hardw.","author":"Sengupta"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3547276.3548518"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3318170.3318175"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137247"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549367"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3292579"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3327110"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11268916\/11152337.pdf?arnumber=11152337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:34Z","timestamp":1764184054000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11152337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":54,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3602401","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}