{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:14:34Z","timestamp":1764184474899,"version":"3.46.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62334014"],"award-info":[{"award-number":["62334014"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"Key-Area Research and Development Program of Guangdong Province","doi-asserted-by":"publisher","award":["2023B0303030004"],"award-info":[{"award-number":["2023B0303030004"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tvlsi.2025.3602991","type":"journal-article","created":{"date-parts":[[2025,9,3]],"date-time":"2025-09-03T17:56:00Z","timestamp":1756922160000},"page":"3383-3394","source":"Crossref","is-referenced-by-count":0,"title":["A Hybrid Stochastic-Binary Computing Batch Normalization Engine for Low-Power On-Chip Learning Spiking Neural Networks"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8906-6636","authenticated-orcid":false,"given":"Wei","family":"Liu","sequence":"first","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6887-8282","authenticated-orcid":false,"given":"Yue","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Sun Yat-sen University, Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8802-0457","authenticated-orcid":false,"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory, Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1250-8704","authenticated-orcid":false,"given":"Shanlin","family":"Xiao","sequence":"additional","affiliation":[{"name":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory, Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Guangzhou, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3304103"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2478\/jagi-2014-0001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1677-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v33i01.33011311"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v35i12.17320"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2021.773954"},{"key":"ref7","first-page":"34377","article-title":"Temporal effective batch normalization in spiking neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"35","author":"Duan"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV51070.2023.01779"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492420"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01261-8_1"},{"key":"ref11","first-page":"2559","article-title":"Batch-instance normalization for adaptively style-invariant neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Nam"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2018.03.005"},{"key":"ref13","article-title":"Differentiable learning-to-normalize via switchable normalization","author":"Luo","year":"2018","journal-title":"arXiv:1806.10779"},{"key":"ref14","first-page":"5145","article-title":"Scalable methods for 8-bit training of neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"31","author":"Banner"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2013.2257700"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5555\/3045118.3045167"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465794"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753357"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.3009047"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.04.017"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2413754"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778107"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2022.16.2.79"},{"issue":"20","key":"ref24","first-page":"31","article-title":"Bounds on the expectation of the maximum of samples from a Gaussian","volume":"10","author":"Kamath","year":"2015"},{"article-title":"Learning multiple layers of features from tiny images","year":"2009","author":"Krizhevsky","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00309"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.781"},{"key":"ref29","first-page":"21056","article-title":"Deep residual learning in spiking neural networks","volume-title":"Proc. NIPS","author":"Fang"},{"key":"ref30","article-title":"Spikingformer: Spike-driven residual learning for transformer-based spiking neural network","author":"Zhou","year":"2023","journal-title":"arXiv:2304.11954"},{"key":"ref31","first-page":"13074","article-title":"QKFormer: Hierarchical spiking transformer using qk attention","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"37","author":"Zhou"},{"key":"ref32","first-page":"1","article-title":"Spike-driven transformer V2: Meta spiking neural network architecture inspiring the design of next-generation neuromorphic chips","volume-title":"Proc. 12th Int. Conf. Learn. Represent.","author":"Yao"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3212645"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3337319"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3262787"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.5555\/3454287.3455008"},{"volume-title":"Latency Values of Floating-Point Operators","year":"2024","author":"Inc","key":"ref37"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2916817"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref43","article-title":"Enabling deep spiking neural networks with hybrid conversion and spike timing dependent backpropagation","author":"Rathi","year":"2020","journal-title":"arXiv:2005.01807"},{"key":"ref44","article-title":"Temporal efficient training of spiking neural network via gradient re-weighting","author":"Deng","year":"2022","journal-title":"arXiv:2202.11946"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3073016"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.01006"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2020.2975055"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11268916\/11148273.pdf?arnumber=11148273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:31Z","timestamp":1764184051000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11148273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":47,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3602991","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}