{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:14:53Z","timestamp":1764184493249,"version":"3.46.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Grant of Kwangwoon University in 2025 and in part by the National Research Foundation of Korea (NRF) through Korean Government [Ministry of Science and ICT (MSIT)]","award":["RS-2024-00334247","RS-2024-00414230"],"award-info":[{"award-number":["RS-2024-00334247","RS-2024-00414230"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tvlsi.2025.3608198","type":"journal-article","created":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T17:36:53Z","timestamp":1758044213000},"page":"3530-3534","source":"Crossref","is-referenced-by-count":0,"title":["Sub 0.1-pJ\/bit 14-Gb\/s Receiver With Stack-Reduced Slicer Embedding One-Tap DFE for Low-Power Memory Interfaces"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6019-5430","authenticated-orcid":false,"given":"Ki-Soo","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3458900"},{"issue":"4","key":"ref2","first-page":"31","article-title":"Design of NRZ\/PAM-3\/PAM-4 tri-mode single-ended transmitter for next-generation memory interfaces","volume":"10","author":"Jiang","year":"2024","journal-title":"IDEC J. Integr. Circuits Syst."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454381"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904794"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2746698"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910617"},{"volume-title":"Low Power Double Data Rate (LPDDR) 5\/5X","year":"2023","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310255"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366050"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2023.3318687"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454481"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062914"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3358335"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2911017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3208280"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3362995"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11268916\/11165217.pdf?arnumber=11165217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:07:41Z","timestamp":1764184061000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":17,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3608198","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}