{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:35:16Z","timestamp":1761932116694,"version":"build-2065373602"},"reference-count":1,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tvlsi.2025.3610232","type":"journal-article","created":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T18:05:37Z","timestamp":1761847537000},"page":"3206-3206","source":"Crossref","is-referenced-by-count":0,"title":["Erratum to \u201cAn Ultralow-Energy Voltage Level Shifter With an Output-Cycle-Based Dynamic Biasing Scheme in a 130-nm CMOS Technology\u201d"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-6557-6595","authenticated-orcid":false,"given":"Qun","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Physics and Electronics, Shandong Normal University, Jinan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4347-0815","authenticated-orcid":false,"given":"Kang","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6042-0467","authenticated-orcid":false,"given":"Weiwei","family":"Yue","sequence":"additional","affiliation":[{"name":"School of Physics and Electronics, Shandong Normal University, Jinan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0175-5059","authenticated-orcid":false,"given":"Qing","family":"Hua","sequence":"additional","affiliation":[{"name":"School of Physics and Electronics, Shandong Normal University, Jinan, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2025.3603557"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11222394\/11222851.pdf?arnumber=11222851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:15:08Z","timestamp":1761930908000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11222851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":1,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3610232","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}