{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T18:53:21Z","timestamp":1767120801288,"version":"3.48.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92464302"],"award-info":[{"award-number":["92464302"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174110"],"award-info":[{"award-number":["62174110"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Research and Development Program of China","award":["2021YFA0717400"],"award-info":[{"award-number":["2021YFA0717400"]}]},{"name":"Natural Science Foundation of Shanghai","award":["23ZR1433200"],"award-info":[{"award-number":["23ZR1433200"]}]},{"DOI":"10.13039\/501100019082","name":"Shanghai 2024 \u201cScience and Technology Innovation Action Plan\u201d Fundamental Research Program in Integrated Circuit","doi-asserted-by":"publisher","award":["24JD1400300"],"award-info":[{"award-number":["24JD1400300"]}],"id":[{"id":"10.13039\/501100019082","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tvlsi.2025.3615793","type":"journal-article","created":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T17:41:12Z","timestamp":1759945272000},"page":"217-230","source":"Crossref","is-referenced-by-count":0,"title":["DBP-CIM: Energy-Efficient 8T SRAM-Based Diagonal-Block Parallel Computing-in-Memory With Compact Data Layout for Arithmetic Operations"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4654-1340","authenticated-orcid":false,"given":"Dengfeng","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengjun","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7753-644X","authenticated-orcid":false,"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0486-6421","authenticated-orcid":false,"given":"Guanghui","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8281-9121","authenticated-orcid":false,"given":"Yanan","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904540"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3326955"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3491825"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3241441"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.rineng.2025.104011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3422826"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3539736"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3272874"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3519748"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3462507"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3547001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3355944"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3232648"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904738"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3309966"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067779"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc55480.2022.9911450"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454567"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3526973"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3157270"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976099"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3453114"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2021.3087745"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc55480.2022.9911440"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3240303"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2972528"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3092727"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT50263.2020.9190473"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211105"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICEE.2018.8472552"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11318092\/11197043.pdf?arnumber=11197043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T18:40:14Z","timestamp":1767120014000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11197043\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":37,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3615793","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}