{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T07:30:47Z","timestamp":1767079847344,"version":"3.48.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB4400401"],"award-info":[{"award-number":["2022YFB4400401"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tvlsi.2025.3619392","type":"journal-article","created":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T17:38:45Z","timestamp":1761673125000},"page":"294-306","source":"Crossref","is-referenced-by-count":0,"title":["A Highly Reliable RRAM-Based 12T2R NVSRAM Architecture With Dual-Layer ECC"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-1896-5752","authenticated-orcid":false,"given":"Huimeng","family":"Guo","sequence":"first","affiliation":[{"name":"School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yujia","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing Microelectronics Technology Institute, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqing","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6461-1692","authenticated-orcid":false,"given":"Tingrui","family":"Ren","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0061-5502","authenticated-orcid":false,"given":"Liang","family":"Wang","sequence":"additional","affiliation":[{"name":"Beijing Microelectronics Technology Institute, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanfu","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beijing Microelectronics Technology Institute, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3243027"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3465470"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3466897"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2023.3243555"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2008.30"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304658"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3242300"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2022.3140407"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3408778"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3384133"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2024.3360312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2018.8704119"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2329915"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/app13010531"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3319583"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2953005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2724024"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059070"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2022.3184844"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2204753"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185432"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767033"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11318092\/11219395.pdf?arnumber=11219395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T07:26:26Z","timestamp":1767079586000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11219395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3619392","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}