{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T07:30:47Z","timestamp":1767079847513,"version":"3.48.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62471003"],"award-info":[{"award-number":["62471003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274001"],"award-info":[{"award-number":["62274001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"University Synergy Innovation Program of Anhui Province","award":["GXXT-2023-003"],"award-info":[{"award-number":["GXXT-2023-003"]}]},{"name":"University Synergy Innovation Program of Anhui Province","award":["GXXT-2023-011"],"award-info":[{"award-number":["GXXT-2023-011"]}]},{"DOI":"10.13039\/501100005046","name":"National Natural Science Foundation of the Higher Education Institutions of Anhui Province","doi-asserted-by":"publisher","award":["2023AH040011"],"award-info":[{"award-number":["2023AH040011"]}],"id":[{"id":"10.13039\/501100005046","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tvlsi.2025.3619502","type":"journal-article","created":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T18:02:18Z","timestamp":1761242538000},"page":"231-241","source":"Crossref","is-referenced-by-count":0,"title":["A Digital FP CIM Macro With Cascaded Row-Elimination for Exponent Comparison and In-Memory Mantissa Sparsity Detection"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6201-8589","authenticated-orcid":false,"given":"Wenjuan","family":"Lu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2726-8869","authenticated-orcid":false,"given":"Hao","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"given":"Kang","family":"Meng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5750-6109","authenticated-orcid":false,"given":"Xiaobo","family":"Gong","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"given":"Zhiqiang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"given":"Wei","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2408-5048","authenticated-orcid":false,"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"given":"Shan","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3314-1606","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062995"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063078"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365769"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067526"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731681"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492476"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc55480.2022.9911450"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3222059"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3363871"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182197"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3375359"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454308"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067527"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268770"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3283418"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11318092\/11215842.pdf?arnumber=11215842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T07:26:29Z","timestamp":1767079589000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11215842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":21,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3619502","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}