{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T13:27:05Z","timestamp":1769261225140,"version":"3.49.0"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tvlsi.2025.3624832","type":"journal-article","created":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T18:30:54Z","timestamp":1762885854000},"page":"530-541","source":"Crossref","is-referenced-by-count":0,"title":["Continuous Matrix Transposition for a Subclass of Matrices Using Minimal Memory"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8288-1902","authenticated-orcid":false,"given":"Martin","family":"Grymel","sequence":"first","affiliation":[{"name":"Intel Deutschland GmbH, Feldkirchen, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8073-4511","authenticated-orcid":false,"given":"Martin","family":"Power","sequence":"additional","affiliation":[{"name":"Intel Research and Development Ireland Ltd., Leixlip, Ireland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TIM.2024.3385823","article-title":"Energy-efficient sparse FFT and compressed transpose memory for mmWave FMCW radar sensor system","volume":"73","author":"Harishore Singh","year":"2024","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"1","key":"ref2","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/LAWP.2023.3317872","article-title":"SNR and resolution improvement algorithm with the concatenation of multiple chirps for FMCW radar","volume":"23","author":"Kim","year":"2024","journal-title":"IEEE Antennas Wireless Propag. Lett."},{"key":"ref3","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/LSP.2021.3121626","article-title":"An efficient method for cooperative multi-target localization in automotive radar","volume":"29","author":"Zhang","year":"2022","journal-title":"IEEE Signal Process. Lett."},{"issue":"2","key":"ref4","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/LCA.2022.3215595","article-title":"Characterization and implementation of radar system applications on a reconfigurable dataflow architecture","volume":"21","author":"Wang","year":"2022","journal-title":"IEEE Comput. Archit. Lett."},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/TGRS.2023.3300897","article-title":"A decoupled chirp scaling algorithm for high-squint SAR data imaging","volume":"61","author":"Guo","year":"2023","journal-title":"IEEE Trans. Geosci. Remote Sens."},{"issue":"19","key":"ref6","doi-asserted-by":"crossref","first-page":"23145","DOI":"10.1109\/JSEN.2023.3307390","article-title":"MmWave radar-based WPT\/VMD noncontact repetitive motion counter","volume":"23","author":"Song","year":"2023","journal-title":"IEEE Sensors J."},{"key":"ref7","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/TIP.2020.3035042","article-title":"Joint local and global information learning with single apex frame detection for micro-expression recognition","volume":"30","author":"Li","year":"2021","journal-title":"IEEE Trans. Image Process."},{"key":"ref8","doi-asserted-by":"crossref","first-page":"11011","DOI":"10.1109\/ACCESS.2022.3146162","article-title":"Effective hardware accelerator for 2D DCT\/IDCT using improved Loeffler architecture","volume":"10","author":"Zhou","year":"2022","journal-title":"IEEE Access"},{"issue":"3","key":"ref9","doi-asserted-by":"crossref","first-page":"1259","DOI":"10.1109\/TCSI.2020.3044248","article-title":"Area and power-efficient variable-sized DCT architecture for HEVC using muxed-MCM problem","volume":"68","author":"Shabani","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Papers"},{"issue":"1","key":"ref10","doi-asserted-by":"crossref","first-page":"232","DOI":"10.1109\/TCSVT.2018.2886736","article-title":"An area-efficient variable-size fixed-point DCT architecture for HEVC encoding","volume":"30","author":"Masera","year":"2020","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"3","key":"ref11","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/TCE.2020.3006213","article-title":"Hardware-efficient 2D-DCT\/IDCT architecture for portable HEVC-compliant devices","volume":"66","author":"Singhadia","year":"2020","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"8","key":"ref12","doi-asserted-by":"crossref","first-page":"2723","DOI":"10.1109\/TCSVT.2019.2928045","article-title":"Hardware efficient architecture for 2D DCT and IDCT using Taylor-series expansion of trigonometric functions","volume":"30","author":"Mukherjee","year":"2020","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref13","first-page":"5998","article-title":"Attention is all you need","volume-title":"Proc. 31st Int. Conf. Neural Inf. Process. Syst.","volume":"30","author":"Vaswani"},{"key":"ref14","volume-title":"Improving Language Understanding By Generative Pre-Training","author":"Radford","year":"2018"},{"key":"ref15","volume-title":"Language Models Are Unsupervised Multitask Learners","author":"Radford","year":"2019"},{"key":"ref16","article-title":"Language models are few-shot learners","author":"Brown","year":"2020","journal-title":"arXiv:2005.14165"},{"key":"ref17","volume-title":"TensorFlow: Large-Scale Machine Learning on Heterogeneous Systems","author":"Abadi et al","year":"2015"},{"key":"ref18","first-page":"929","article-title":"PyTorch 2: Faster machine learning through dynamic Python bytecode transformation and graph compilation","volume-title":"Proc. 29th ACM Int. Conf. Architectural Support Program. Lang. Operating Syst.","author":"Ansel"},{"key":"ref19","volume-title":"Keras","author":"Chollet","year":"2015"},{"key":"ref20","volume-title":"ONNX: Open Neural Network Exchange","year":"2025"},{"key":"ref21","volume-title":"OpenVINO Toolkit","year":"2025"},{"key":"ref22","volume-title":"Intel Core Ultra Processors","year":"2025"},{"issue":"7","key":"ref23","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1109\/82.160168","article-title":"Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation","volume":"39","author":"Parhi","year":"1992","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process."},{"issue":"4","key":"ref24","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/82.663807","article-title":"Design of data format converters using two-dimensional register allocation","volume":"45","author":"Majumdar","year":"1998","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process."},{"issue":"4","key":"ref25","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1109\/92.736143","article-title":"Synthesis of area-efficient and high-throughput rate data format converters","volume":"6","author":"Bae","year":"1998","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"9","key":"ref26","doi-asserted-by":"crossref","first-page":"1250","DOI":"10.1109\/82.793717","article-title":"A new register allocation scheme for low-power data format converters","volume":"46","author":"Srivatsan","year":"Sep. 1999","journal-title":"IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process."},{"key":"ref27","first-page":"376","article-title":"Stride permutation networks for array processors","volume-title":"Proc. 15th IEEE Int. Conf. Appl.-Specific Syst., Archit. Processors","author":"J\u00e4rvinen"},{"issue":"1","key":"ref28","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/s11265-006-0031-8","article-title":"Stride permutation networks for array processors","volume":"49","author":"J\u00e4rvinen","year":"2007","journal-title":"J. VLSI Signal Process. Syst. Signal, Image, Video Technol."},{"issue":"4","key":"ref29","first-page":"652","article-title":"Pipelined algorithm and modular architecture for matrix transposition","volume":"66","author":"Wang","year":"2019","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"issue":"5","key":"ref30","doi-asserted-by":"crossref","first-page":"1148","DOI":"10.1109\/TVLSI.2019.2892322","article-title":"Optimum circuits for bit-dimension permutations","volume":"27","author":"Garrido","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"ref31","first-page":"1423","article-title":"A novel pipelined algorithm and modular architecture for non-square matrix transposition","volume":"68","author":"Zhang","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"issue":"3","key":"ref32","first-page":"1627","article-title":"Parallel pipelined architecture and algorithm for matrix transposition using registers","volume":"69","author":"Zhang","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1199-1"},{"key":"ref34","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref35","first-page":"13","article-title":"A 290MV ultra-low voltage one-port SRAM compiler design using a 12T write contention and read upset free bit-cell in 7NM FinFET technology","volume-title":"Proc. IEEE Symp. VLSI Circuits","author":"Sinangil"},{"issue":"2","key":"ref36","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/JETCAS.2011.2162159","article-title":"Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology","volume":"1","author":"Meinerzhagen","year":"2011","journal-title":"IEEE J. Emerg. Sel. Topics Circuits Syst."},{"key":"ref37","first-page":"129","article-title":"Towards generic low-power area-efficient standard cell based memory architectures","volume-title":"Proc. 53rd IEEE Int. Midwest Symp. Circuits Syst.","author":"Meinerzhagen"},{"key":"ref38","volume-title":"Modular architecture for image transposition memory using synchronous DRAM","author":"Shreesha","year":"2002"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1502793.1502799"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159547"},{"key":"ref41","first-page":"524","article-title":"Conflict-free parallel memory access scheme for FFT processors","volume-title":"Proc. Int. Symp. Circuits Syst.","author":"Takala"},{"issue":"11","key":"ref42","doi-asserted-by":"crossref","first-page":"2422","DOI":"10.1109\/TVLSI.2013.2295116","article-title":"Single-port SRAM-based transpose memory with diagonal data mapping for large size 2-D DCT\/IDCT","volume":"22","author":"Shang","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847277"},{"key":"ref44","first-page":"523","article-title":"Two-dimensional image processing without transpose","volume-title":"Proc. 7th Int. Conf. Signal Process.","volume":"1","author":"Tu"},{"key":"ref45","doi-asserted-by":"crossref","DOI":"10.20868\/UPM.thesis.57219","article-title":"Efficient hardware architectures for the computation of the FFT and other related signal processing algorithms in real time","author":"Garrido","year":"2009"},{"key":"ref46","first-page":"242","article-title":"Using SDRAMs for two-dimensional accesses of long 2n \u00d7 2m-point FFTs and transposing","volume-title":"Proc. Int. Conf. Embedded Comput. Syst., Archit., Model. Simul.","author":"Langemeyer"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-012-0225-6"},{"key":"ref48","first-page":"1","article-title":"Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations","volume-title":"Proc. 25th Int. Conf. Field Program. Log. Appl. (FPL)","author":"Chen"},{"issue":"9","key":"ref49","doi-asserted-by":"crossref","first-page":"3035","DOI":"10.1109\/TCSI.2020.2987736","article-title":"Continuous-flow matrix transposition using memories","volume":"67","author":"Garrido","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Papers"},{"key":"ref50","first-page":"1","article-title":"Streaming matrix transposition on FPGAs using distributed memories","volume-title":"Proc. IEEE Nordic Circuits Syst. Conf. (NorCAS)","author":"Henriksson"},{"key":"ref51","volume-title":"Entry A025480 in The On-Line Encyclopedia of Integer Sequences","year":"2025"},{"key":"ref52","volume-title":"Entry A051732 in The On-Line Encyclopedia of Integer Sequences","year":"2025"},{"key":"ref53","volume-title":"Entry A001511 in The On-Line Encyclopedia of Integer Sequences","year":"2025"},{"key":"ref54","volume-title":"Entry A007814 in The On-Line Encyclopedia of Integer Sequences","year":"2025"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/359094.359101"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11361320\/11239467.pdf?arnumber=11239467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:02:13Z","timestamp":1769202133000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11239467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":55,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3624832","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}