{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T13:55:56Z","timestamp":1769262956897,"version":"3.49.0"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001738","name":"German Federal Ministry of Research, Technology, and Space (BMFTR) through the Scale4Edge Project","doi-asserted-by":"publisher","award":["16ME0133"],"award-info":[{"award-number":["16ME0133"]}],"id":[{"id":"10.13039\/501100001738","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tvlsi.2025.3625787","type":"journal-article","created":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T18:13:41Z","timestamp":1762539221000},"page":"366-378","source":"Crossref","is-referenced-by-count":0,"title":["60-Gb\/s 1:4 Demultiplexer in 22-nm FD-SOI Technology Using TSPC Logic: A Circuit-to-System-Level Analysis and Design"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-6765-9110","authenticated-orcid":false,"given":"Babak","family":"Sadiye","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-4562-3293","authenticated-orcid":false,"given":"Mohammed","family":"Iftekhar","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6354-7222","authenticated-orcid":false,"given":"Wolfgang","family":"Mueller","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5950-6618","authenticated-orcid":false,"given":"J. Christoph","family":"Scheytt","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158087"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2016.2642822"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3436008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910619"},{"key":"ref6","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification 1.1","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818297"},{"key":"ref8","article-title":"40Gb\/s 4:1 MUX\/1:4 DEMUX in 90 nm standard CMOS","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kanda"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2007.902071"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2017973"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074291"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2395634"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2019.8702240"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SIRF.2019.8709088"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965041"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074290"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC49505.2020.9218362"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052831"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref20","first-page":"1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016183"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100052"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8429035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838029"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2021.3058654"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3300225"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ESSERC62670.2024.10719564"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757516"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2603228"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2024.3395109"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3193578"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.100"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3122340"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/bcicts54660.2023.10310954"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2013.2237692"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2645738"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2723504"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11361320\/11232454.pdf?arnumber=11232454","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:02:20Z","timestamp":1769202140000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11232454\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3625787","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}