{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T02:24:25Z","timestamp":1769307865189,"version":"3.49.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2023YFB4403602"],"award-info":[{"award-number":["2023YFB4403602"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tvlsi.2025.3627560","type":"journal-article","created":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T18:30:54Z","timestamp":1762885854000},"page":"682-686","source":"Crossref","is-referenced-by-count":0,"title":["A Crosstalk Suppressed Reconfigurable Fully Passive Multichannel Noise-Shaping SAR ADC"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8536-6321","authenticated-orcid":false,"given":"Yu","family":"Lu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengfei","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingsong","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8762-4328","authenticated-orcid":false,"given":"Tianyue","family":"Sun","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjun","family":"Gong","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3232-5421","authenticated-orcid":false,"given":"Yuxin","family":"Liao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5673-1115","authenticated-orcid":false,"given":"Hao","family":"Min","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2013.6649151"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3094679"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3013691"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3293958"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/9781119258308"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961313"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3087661"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10557948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2879955"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3320156"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993655"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3247434"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3262238"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11361320\/11239512.pdf?arnumber=11239512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:02:24Z","timestamp":1769202144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11239512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":13,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3627560","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}