{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T00:56:36Z","timestamp":1775696196900,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100018550","name":"Yangtze River Delta Science and Technology Innovation Community Joint Fund Fundamental Research Project","doi-asserted-by":"publisher","award":["2024CSJZN0500"],"award-info":[{"award-number":["2024CSJZN0500"]}],"id":[{"id":"10.13039\/501100018550","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Program of the National Natural Science Foundation of China","award":["92464203"],"award-info":[{"award-number":["92464203"]}]},{"name":"University Synergy Innovation Program of Anhui Province","award":["GXXT-2023-013"],"award-info":[{"award-number":["GXXT-2023-013"]}]},{"DOI":"10.13039\/501100013064","name":"Key Research and Development Program of Anhui Province","doi-asserted-by":"publisher","award":["2022a05020044"],"award-info":[{"award-number":["2022a05020044"]}],"id":[{"id":"10.13039\/501100013064","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tvlsi.2025.3630648","type":"journal-article","created":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:05:19Z","timestamp":1768255519000},"page":"882-890","source":"Crossref","is-referenced-by-count":1,"title":["A 28 nm 1.3 TFLOPS\/mm\n                    <sup>2<\/sup>\n                    Floating-Point SRAM-Based CIM Macro With Asynchronous Normalization and Parallel Sorting Alignment for AI-Edge Chip"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3314-1606","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6715-9200","authenticated-orcid":false,"given":"Miao","family":"Long","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"given":"Yang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"given":"Xin","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"given":"Hao","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"given":"Wenqiang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"given":"Lintao","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9789-0959","authenticated-orcid":false,"given":"Yu","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0125-5254","authenticated-orcid":false,"given":"Xin","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University, Hefei, Anhui, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3590632"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904659"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3280357"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3460169"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061260"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3409356"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3031290"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067260"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC58667.2023.10347986"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937242"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182197"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3283418"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268770"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3309966"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3558322"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3363871"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3402808"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11411923\/11346078.pdf?arnumber=11346078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T20:47:52Z","timestamp":1772138872000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11346078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":18,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3630648","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}