{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T14:03:40Z","timestamp":1769263420746,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Technology Innovation Program (Design-for-testability for In-Memory Computing in AI Semiconductor) funded By the Ministry of Trade Industry & Energy","award":["RS-2025-02305546"],"award-info":[{"award-number":["RS-2025-02305546"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tvlsi.2025.3640215","type":"journal-article","created":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T18:35:34Z","timestamp":1765391734000},"page":"707-710","source":"Crossref","is-referenced-by-count":0,"title":["FADE: Fault-Aware Adaptive On-Die ECC for Improving Robustness"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-4264-4803","authenticated-orcid":false,"given":"Youngki","family":"Moon","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0102-3695","authenticated-orcid":false,"given":"Juyong","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-4230-925X","authenticated-orcid":false,"given":"Nayeun","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6042-7143","authenticated-orcid":false,"given":"Yeonho","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer Systems and Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3499903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3153894"},{"key":"ref4","volume-title":"High Bandwidth Memory (HBM3) DRAM","year":"2022"},{"key":"ref5","volume-title":"High Bandwidth Memory (HBM4) DRAM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193354"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3544964"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232096"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2025.3593226"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3474791"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11361320\/11297016.pdf?arnumber=11297016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:02:23Z","timestamp":1769202143000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11297016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":10,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3640215","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}