{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T14:16:51Z","timestamp":1769264211845,"version":"3.49.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4404000"],"award-info":[{"award-number":["2023YFB4404000"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013105","name":"Shanghai Rising-Star Program","doi-asserted-by":"crossref","award":["23YF1427300"],"award-info":[{"award-number":["23YF1427300"]}],"id":[{"id":"10.13039\/501100013105","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100016096","name":"Shanghai Fundamental Research Program","doi-asserted-by":"publisher","award":["24JD1402300"],"award-info":[{"award-number":["24JD1402300"]}],"id":[{"id":"10.13039\/100016096","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tvlsi.2025.3641653","type":"journal-article","created":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:50:39Z","timestamp":1765997439000},"page":"620-633","source":"Crossref","is-referenced-by-count":0,"title":["An Energy-Efficient Edge Coprocessor for Neural Rendering With Explicit Data Reuse Strategies"],"prefix":"10.1109","volume":"34","author":[{"given":"Binzhe","family":"Yuan","sequence":"first","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3716-4722","authenticated-orcid":false,"given":"Xiangyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"given":"Zeyu","family":"Zheng","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0088-537X","authenticated-orcid":false,"given":"Yuefeng","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0996-6325","authenticated-orcid":false,"given":"Haochuan","family":"Wan","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7366-5158","authenticated-orcid":false,"given":"Zhechen","family":"Yuan","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-4607-3694","authenticated-orcid":false,"given":"Junsheng","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"given":"Yunxiang","family":"He","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0665-0736","authenticated-orcid":false,"given":"Junran","family":"Ding","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"given":"Xiaoming","family":"Zhang","sequence":"additional","affiliation":[{"name":"GGU Technology Company Ltd., Shanghai, China"}]},{"given":"Chaolin","family":"Rao","sequence":"additional","affiliation":[{"name":"GGU Technology Company Ltd., Shanghai, China"}]},{"given":"Wenyan","family":"Su","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9515-9302","authenticated-orcid":false,"given":"Pingqiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9198-6853","authenticated-orcid":false,"given":"Jingyi","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7196-9861","authenticated-orcid":false,"given":"Xin","family":"Lou","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, ShanghaiTech University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3503250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3592433"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3528223.3530127"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jstars.2024.3374808"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tpami.2023.3343395"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3447701"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3291871"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3524918"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3458032"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2025.3572959"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tcsvt.2024.3419761"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcasai.2024.3424388"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/micro61859.2024.00016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/esserc62670.2024.10719471"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/fpl64840.2024.00055"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655684"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isca59077.2024.00096"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529071"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3293534"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185399"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549380"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/dac56929.2023.10247710"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589109"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/mcd.2005.1438751"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/iccv51070.2023.01699"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/cvpr52733.2024.01921"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-72670-5_9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589115"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12061353"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/iccv48922.2021.01407"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58452-8_24"},{"key":"ref32","volume-title":"NVIDIA Xavier NX","year":"2025"},{"key":"ref33","volume-title":"NVIDIA GeForce RTX 3090Ti","year":"2025"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3010890"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3036822"},{"key":"ref36","volume-title":"NVIDIA Jetson","year":"2024"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11361320\/11301889.pdf?arnumber=11301889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:02:15Z","timestamp":1769202135000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11301889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3641653","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}