{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T21:29:21Z","timestamp":1772141361381,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2023YFB4403700"],"award-info":[{"award-number":["2023YFB4403700"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tvlsi.2025.3642286","type":"journal-article","created":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:50:39Z","timestamp":1765997439000},"page":"759-769","source":"Crossref","is-referenced-by-count":0,"title":["A Compact On-Substrate-Integrated Converter With 91% Peak Efficiency and Over 80% Efficiency Across a Wide Load Range"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-9753-6918","authenticated-orcid":false,"given":"Ziteng","family":"Chen","sequence":"first","affiliation":[{"name":"College of Integrated Circuits, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huipeng","family":"Xu","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhetao","family":"Ding","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukan","family":"Du","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8318-9878","authenticated-orcid":false,"given":"Wanyuan","family":"Qu","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3318175"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454535"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2025.3557060"},{"key":"ref4","first-page":"1","article-title":"Advanced packaging ecosystem: Challenges and solutions","volume-title":"Proc. Int. Symp. VLSI Technol., Syst. Appl.","author":"Sabi"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSE.2006.365392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.30564\/ssid.v4i1.4474"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2008.4592620"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050584"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2019.2901570"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067315"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365763"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3151634"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2556098"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2755683"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.915182"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2690324"},{"key":"ref17","volume-title":"Constrained Optimization and Lagrange Multiplier Methods","author":"Bertsekas","year":"2014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3044062"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/cicc48029.2020.9075902"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir65189.2025.11074928"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3477632"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731550"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11411923\/11301877.pdf?arnumber=11301877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T20:47:38Z","timestamp":1772138858000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11301877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":22,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3642286","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}