{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T21:29:24Z","timestamp":1772141364822,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020196","name":"Shandong Provincial Natural Science Foundation","doi-asserted-by":"publisher","award":["ZR2024ZD05"],"award-info":[{"award-number":["ZR2024ZD05"]}],"id":[{"id":"10.13039\/501100020196","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020196","name":"Shandong Provincial Natural Science Foundation","doi-asserted-by":"publisher","award":["ZR2022QF079"],"award-info":[{"award-number":["ZR2022QF079"]}],"id":[{"id":"10.13039\/501100020196","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Research and Development Program of Shandong Province, China","award":["2022CXGC010109"],"award-info":[{"award-number":["2022CXGC010109"]}]},{"DOI":"10.13039\/501100004295","name":"Shandong University Qilu Young Scholar Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004295","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tvlsi.2025.3642311","type":"journal-article","created":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:50:39Z","timestamp":1765997439000},"page":"1057-1061","source":"Crossref","is-referenced-by-count":0,"title":["An Area-Efficient and Low-Latency ASIC Design of Deflate Data Compressor for SSD Applications"],"prefix":"10.1109","volume":"34","author":[{"given":"Nengyuan","family":"Sun","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Ming","family":"Jin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Jianghong","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Zhaoyi","family":"Niu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Jinghe","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Zhiyuan","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Jiafeng","family":"Cheng","sequence":"additional","affiliation":[{"name":"Nanhu Laboratory, Jiaxing, Zhejiang, China"}]},{"given":"Wenrui","family":"Liu","sequence":"additional","affiliation":[{"name":"Quan Cheng Laboratory, Jinan, Shandong, China"}]},{"given":"Kai","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Jiaqi","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Jiawei","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Linhan","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Kangning","family":"Song","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Xinyu","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]},{"given":"Haoxiang","family":"Yu","sequence":"additional","affiliation":[{"name":"College of Computer Science, Jiangxi University of Chinese Medicine, Nanchang, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8720-3083","authenticated-orcid":false,"given":"Weize","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Shandong University, Jinan, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ell2.13000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ell2.70224"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3091611"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3530167"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.06.005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2984191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494238"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2929288"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11411923\/11301884.pdf?arnumber=11301884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T20:47:47Z","timestamp":1772138867000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11301884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":10,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3642311","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}