{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T21:28:52Z","timestamp":1772141332511,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council (NSTC), Taiwan","doi-asserted-by":"publisher","award":["NSTC 114-2221-E-A49-171-MY2"],"award-info":[{"award-number":["NSTC 114-2221-E-A49-171-MY2"]}],"id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100017610","name":"Taiwan Chip-Based Industrial Innovation Program","doi-asserted-by":"publisher","award":["NSTC 114-2640-E-A49-001-"],"award-info":[{"award-number":["NSTC 114-2640-E-A49-001-"]}],"id":[{"id":"10.13039\/501100017610","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tvlsi.2025.3642611","type":"journal-article","created":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T18:33:12Z","timestamp":1766514792000},"page":"1048-1052","source":"Crossref","is-referenced-by-count":0,"title":["DN-FF: A SEU-Tolerant Flip-Flop Design for Advanced Technology Nodes"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-1334-1332","authenticated-orcid":false,"given":"Lowry P.-T.","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu City, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4623-9941","authenticated-orcid":false,"given":"Charles H.-P.","family":"Wen","sequence":"additional","affiliation":[{"name":"Institute of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu City, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"6","key":"ref1","first-page":"7","article-title":"Reliability challenges and testing strategies for automotive electronics","volume":"34","author":"Henry","year":"2017","journal-title":"IEEE Design Test"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855790"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICPEICES62430.2024.10719324"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia58802.2023.10301176"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530533"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT52944.2021.9568359"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AIEA51086.2020.00112"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transele.e98.c.1171"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3467089"},{"issue":"5","key":"ref13","first-page":"996","article-title":"Evaluation and test of production defects in hardened latches","volume":"E105","author":"Ruijun","year":"2022","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2032090"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3403\/30290423"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref19","first-page":"3","article-title":"Failure mechanism based stress test qualification for integrated circuits","volume-title":"Proc. Automot. Electron. Council"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITC51656.2023.00044"},{"key":"ref21","volume-title":"Cr\u00e9me-MC Technology","year":"2019"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3426271"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2022.3216795"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11411923\/11313332.pdf?arnumber=11313332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T20:47:41Z","timestamp":1772138861000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11313332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":23,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3642611","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}