{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T06:16:17Z","timestamp":1778566577443,"version":"3.51.4"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934002"],"award-info":[{"award-number":["61934002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62234008"],"award-info":[{"award-number":["62234008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tvlsi.2026.3656539","type":"journal-article","created":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T20:47:56Z","timestamp":1770065276000},"page":"1303-1316","source":"Crossref","is-referenced-by-count":0,"title":["RAEnc: A Stall-Less Metadata Compression Framework for Return Address Integrity on High-Performance Embedded Processors"],"prefix":"10.1109","volume":"34","author":[{"given":"Kaixuan","family":"Wang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2530-3886","authenticated-orcid":false,"given":"Zikang","family":"Zhou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanheng","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7304-8206","authenticated-orcid":false,"given":"Yifan","family":"Zhao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5245-0754","authenticated-orcid":false,"given":"Jun","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. RISC-V","volume":"5","author":"Zhao"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3368075"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3073070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231707"},{"key":"ref6","volume-title":"CWE-1191: On-Chip Debug and Test Interface With Improper Access Control","year":"2026"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3447786.3456249"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/spe.515"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527429"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP63326.2025.00065"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2714576.2714635"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00076"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00082"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179416"},{"key":"ref16","article-title":"Efficient spatial and temporal safety for microcontrollers and application-class processors","author":"Rugg","year":"2023"},{"key":"ref17","volume-title":"Architecture Reference Manual-ARMV8, for ARMV8\u2014A Architecture Profile","year":"2017"},{"key":"ref18","first-page":"177","article-title":"PAC it up: Towards pointer integrity using ARM pointer authentication","volume-title":"Proc. 28th USENIX Secur. Symp.","author":"Liljestrand"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3322469"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2018.2866164"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748000"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3280852"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813676"},{"key":"ref24","volume-title":"Examining Pointer Authentication on the IPhone XS","author":"Azad","year":"2019"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3517208.3523758"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58951-6_17"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3320269.3384738"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1315245.1315313"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2548561"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012640"},{"key":"ref31","first-page":"161","article-title":"Control-flow bending: On the effectiveness of control-flow integrity","volume-title":"Proc. 24th USENIX Secur. Symp. (USENIX Secur. 15)","author":"Carlini"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23262"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3533704"},{"key":"ref34","first-page":"91","article-title":"PointGuard: Protecting pointers from buffer overflow vulnerabilities","volume-title":"Proc. 12th USENIX Secur. Symp.","author":"Cowan"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898061"},{"issue":"1","key":"ref36","doi-asserted-by":"crossref","first-page":"4","DOI":"10.46586\/tosc.v2017.i1.4-44","article-title":"The QARMA block cipher family. Almost MDS matrices over rings with zero divisors, nearly symmetric even-Mansour constructions with non-involutory central rounds, and search heuristics for low-latency S-boxes","volume":"2017","author":"Avanzi","year":"2017","journal-title":"IACR Trans. Symmetric Cryptol."},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2076732.2076739"},{"key":"ref39","volume-title":"Introduction to Algorithms","author":"Cormen","year":"2022"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3302516.3307351"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3708493.3712679"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SoutheastCon42311.2019.9020474"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44448-3_24"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2997916"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3522193"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2996772"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2877438"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1966913.1966919"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11514136\/11370290.pdf?arnumber=11370290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T05:40:56Z","timestamp":1778564456000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11370290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":49,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3656539","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}