{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T20:21:31Z","timestamp":1778617291763,"version":"3.51.4"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"International","award":["IF097-2024"],"award-info":[{"award-number":["IF097-2024"]}]},{"name":"International","award":["IF085-2025"],"award-info":[{"award-number":["IF085-2025"]}]},{"name":"Partnership","award":["MG030-2025"],"award-info":[{"award-number":["MG030-2025"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tvlsi.2026.3656686","type":"journal-article","created":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T21:28:21Z","timestamp":1769722101000},"page":"1144-1154","source":"Crossref","is-referenced-by-count":0,"title":["A Dual-Band Fully Integrated CMOS Ambient RFEH Rectifier With Dual-Loss Mitigation Technique Scoring >15-dB Dynamic Range"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2462-059X","authenticated-orcid":false,"given":"Yi Chen","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Faculty of Engineering, Universiti Malaya, Kuala Lumpur, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamie","family":"How Peng Yong","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Faculty of Engineering, Universiti Malaya, Kuala Lumpur, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3505-6525","authenticated-orcid":false,"given":"Harikrishnan","family":"Ramiah","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Faculty of Engineering, Universiti Malaya, Kuala Lumpur, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian","family":"Siang Ho","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Faculty of Engineering, Universiti Malaya, Kuala Lumpur, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8546-9372","authenticated-orcid":false,"given":"Wen","family":"Xun Lian","sequence":"additional","affiliation":[{"name":"School of Artificial Intelligence and Robotics, Xiamen University Malaysia, Sepang, Selangor, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-1324","authenticated-orcid":false,"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, State Key Laboratory of Space Network and Communications, Beijing National Research Center for Information Science and Technology (BNRist), Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC48229.2022.9871755"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2022.3184747"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/cicc53496.2022.9772792"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3155240"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EUMC.2008.4751554"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-018-1320-4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2623821"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3099826"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3290178"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3588379"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3578345"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2017.2785251"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2025.3583937"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2937542"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3261263"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3299075"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3285977"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3285620"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3572219"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3099011"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3416252"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2633985"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2914581"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3241458"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3296145"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2711506"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3304664"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028955"},{"key":"ref30","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2015"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3407372"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2554778"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3189697"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2019.152922"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3207158"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387514"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3180633"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2025.3570943"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3572617"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2264712"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11514136\/11367778.pdf?arnumber=11367778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T19:52:15Z","timestamp":1778615535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11367778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3656686","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}