{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T06:16:33Z","timestamp":1778566593886,"version":"3.51.4"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Rutgers University Start-Up Fund","award":["304\u2006291"],"award-info":[{"award-number":["304\u2006291"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tvlsi.2026.3658436","type":"journal-article","created":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T20:50:57Z","timestamp":1770238257000},"page":"1134-1143","source":"Crossref","is-referenced-by-count":1,"title":["DPIMA: A Differentially Private Processing-in-DRAM Accelerator"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5578-5237","authenticated-orcid":false,"given":"Bokyung","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Rutgers, The State University of New Jersey, Piscataway, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS61083.2024.10798153"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2025.3579273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2022.findings-emnlp.148"},{"key":"ref4","article-title":"Differentially private representation learning via image captioning","author":"Sander","year":"2024","journal-title":"arXiv:2403.02506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978318"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589350"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00084"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/ma12203451"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00054"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067840"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070992"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/mi10060384"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365862"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731711"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993066"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/11787006_1"},{"key":"ref20","first-page":"3574","article-title":"Collecting telemetry data privately","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"30","author":"Ding"},{"key":"ref21","first-page":"5102","article-title":"Differentially private n-gram extraction","volume-title":"Proc. NeurIPS","author":"Kim"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813677"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00065"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978355"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.2015.46"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2017.41"},{"key":"ref27","first-page":"2633","article-title":"Extracting training data from large language models","volume-title":"Proc. 30th USENIX Secur. Symp.","author":"Carlini"},{"key":"ref28","first-page":"267","article-title":"The secret sharer: Evaluating and testing unintended memorization in neural networks","volume-title":"Proc. 28th USENIX Secur. Symp.","author":"Carlini"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1146\/annurev-statistics-060116-054123"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/773153.773173"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.2478\/popets-2021-0008"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.52202\/068431-0428"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP43922.2022.9746975"},{"key":"ref34","article-title":"Differential privacy meets neural network pruning","author":"Adamczewski","year":"2023","journal-title":"arXiv:2303.04612"},{"key":"ref35","first-page":"3192","article-title":"Differentially private optimization on large model at small cost","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Bu"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643473"},{"key":"ref37","volume-title":"High Bandwidth Memory (HBM) Dram","year":"2013"},{"key":"ref38","volume-title":"Understanding and improving the latency of DRAM-based memory systems","author":"Chang","year":"2017"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED65674.2025.11261751"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref41","article-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar","year":"2009"},{"key":"ref42","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref43","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref44","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014","journal-title":"arXiv:1409.1556"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00293"},{"key":"ref48","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","author":"Devlin","year":"2018","journal-title":"arXiv:1810.04805"},{"key":"ref49","volume-title":"HBM2E and HBM3 Specs","author":"Hynix","year":"2017"},{"key":"ref50","volume-title":"Samsung Starts Manufacturing Chips on a 3nm Process, Dram Supply Glut Brewing in South Korea","year":"2022"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11514136\/11372158.pdf?arnumber=11372158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T05:41:10Z","timestamp":1778564470000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11372158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":50,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3658436","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}