{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T06:15:59Z","timestamp":1778566559395,"version":"3.51.4"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"crossref","award":["2023YFB4404700"],"award-info":[{"award-number":["2023YFB4404700"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274038"],"award-info":[{"award-number":["62274038"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"crossref","award":["24JD1400200"],"award-info":[{"award-number":["24JD1400200"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"crossref","award":["25JD1400900"],"award-info":[{"award-number":["25JD1400900"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"crossref","award":["25LN3201100"],"award-info":[{"award-number":["25LN3201100"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"crossref"}]},{"name":"ZTE Industry-University-Institute Cooperation Funds","award":["IA20241120003"],"award-info":[{"award-number":["IA20241120003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tvlsi.2026.3658749","type":"journal-article","created":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T20:53:13Z","timestamp":1770411193000},"page":"1253-1266","source":"Crossref","is-referenced-by-count":0,"title":["PipeCHX: A High-Bandwidth-Low-Latency Hybrid CXL Memory Controller"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-4728-4973","authenticated-orcid":false,"given":"Xingyu","family":"Chen","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Mobile Network and Mobile Communication Multimedia Technology, ZTE Corporation, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Tian","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Mobile Network and Mobile Communication Multimedia Technology, ZTE Corporation, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shan","family":"Zhao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Mobile Network and Mobile Communication Multimedia Technology, ZTE Corporation, Shenzhen, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9001-4569","authenticated-orcid":false,"given":"Xiaoyong","family":"Xue","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, and the School of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3986-137X","authenticated-orcid":false,"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00078"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2025.3553756"},{"key":"ref3","volume-title":"Hyper SuperServer SYS-222HA-TN","year":"2025"},{"key":"ref4","article-title":"Next-generation DRAM technology and market trends","author":"Bertolazzi","year":"2025"},{"key":"ref5","volume-title":"New VMware VSphere Memory Techniques in Dell EMC Hyperconverged Infrastructure Solutions","year":"2025"},{"issue":"201","key":"ref6","first-page":"5","article-title":"Linux swap space","volume":"2011","author":"Kay","year":"2011","journal-title":"Linux J."},{"key":"ref7","first-page":"1","article-title":"TeRM: Extending RDMA-attached memory with SSD","volume-title":"Proc. 22nd USENIX Conf. File Storage Technol. (FAST)","author":"Yang"},{"key":"ref8","volume-title":"Compute Express Link (CXL)","year":"2025"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535090"},{"key":"ref11","volume-title":"CMM-D","year":"2025"},{"key":"ref12","volume-title":"CXL-Based Memory | Micron","year":"2025"},{"key":"ref13","volume-title":"CMM | SK Hynix,","year":"2025"},{"key":"ref14","article-title":"Next-gen system architectures with memory-semantic SSDs","author":"Pitchumani","year":"2025"},{"key":"ref15","article-title":"CXL attached FlashMemory economics","author":"Saluja","year":"2025"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3538643.3539745"},{"key":"ref17","first-page":"601","article-title":"Overcoming the memory wall with CXL-enabled SSDs","volume-title":"Proc. USENIX Annu. Tech. Conf. (USENIX ATC)","author":"Yang"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3599691.3603406"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656239"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00051"},{"key":"ref21","article-title":"Performance characterizations and usage guidelines of Samsung CXL memory module hybrid prototype","author":"Zeng","year":"2025","journal-title":"arXiv:2503.22017"},{"key":"ref22","article-title":"Memory technology trends & outlook-DRAM & NAND-","author":"Choe","year":"2025"},{"key":"ref23","volume-title":"Compute Express Link (CXL) FPGA IP","year":"2025"},{"key":"ref24","volume-title":"NVMe? Host Accelerator (NVMeHA)","year":"2025"},{"key":"ref25","volume-title":"Memory Interface","year":"2025"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304061"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070955"},{"key":"ref28","volume-title":"AgilexTM 7 FPGA and SoC FPGA I-Series","year":"2025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s41060-016-0027-9"},{"key":"ref30","first-page":"753","article-title":"The CacheLib caching engine: Design and experiences at scale","volume-title":"Proc. 14th USENIX Symp. Operating Syst. Design Implement. (OSDI)","author":"Berg"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1906.00091"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358296"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-025-09422-z"},{"key":"ref34","article-title":"Retrieval-augmented generation for large language models: A survey","author":"Gao","year":"2023","journal-title":"arXiv:2312.10997"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707264"},{"key":"ref36","first-page":"843","article-title":"Effectively prefetching remote memory with leap","volume-title":"Proc. USENIX Annu. Tech. Conf. (USENIX ATC)","author":"Maruf"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2008.100"},{"key":"ref38","volume-title":"PS5031-E31T","year":"2025"},{"key":"ref39","volume-title":"CXL\u00ae Memory EXpander Controller (MXC)","year":"2025"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375308"},{"key":"ref41","first-page":"284","article-title":"Insertion and promotion for tree-based PseudoLRU last-level caches","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Jim\u00e9nez"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00021"},{"key":"ref43","volume-title":"Micron 7450 NVMe SSD","year":"2025"},{"key":"ref44","first-page":"49","article-title":"MQsim: A framework for enabling realistic studies of modern multi-queue SSD devices","volume-title":"Proc. 16th USENIX Conf. File Storage Technol. (FAST)","author":"Tavakkol"},{"key":"ref45","article-title":"Memory traces for the CXL-flash simulator","author":"Yang","year":"9"},{"key":"ref46","volume-title":"Intel\u00ae Memory Latency Checker V3.11b","year":"2025"},{"key":"ref47","first-page":"169","article-title":"An empirical guide to the behavior and use of scalable persistent memory","volume-title":"Proc. 18th USENIX Conf. File Storage Technol. (FAST)","author":"Yang"},{"key":"ref48","volume-title":"AgilexTM 7 Embedded Memory User Guide","year":"2025"},{"key":"ref49","first-page":"2.6.1","article-title":"A 7 nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027\u03bcm2 high density 6-T SRAM cell for mobile SoC applications","author":"Wu","year":"2016","journal-title":"IEDM Tech. Dig."}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11514136\/11373286.pdf?arnumber=11373286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T05:41:11Z","timestamp":1778564471000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11373286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":49,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3658749","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}