{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T06:16:35Z","timestamp":1778566595812,"version":"3.51.4"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Key Laboratory of Advanced Microprocessor Chips and Systems and in part by the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174180"],"award-info":[{"award-number":["62174180"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Key Laboratory of Advanced Microprocessor Chips and Systems and in part by the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304258"],"award-info":[{"award-number":["62304258"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tvlsi.2026.3661639","type":"journal-article","created":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T21:02:19Z","timestamp":1771534939000},"page":"1343-1354","source":"Crossref","is-referenced-by-count":0,"title":["A Low-Overhead SEU Hardening Method for CML Latch in High-Speed Frequency Divider Circuits"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3234-5367","authenticated-orcid":false,"given":"Yahao","family":"Fang","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Liang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0734-1660","authenticated-orcid":false,"given":"Jianjun","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9299-963X","authenticated-orcid":false,"given":"Yaqing","family":"Chi","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0475-8268","authenticated-orcid":false,"given":"Deng","family":"Luo","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0653-1385","authenticated-orcid":false,"given":"Hanhan","family":"Sun","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guofang","family":"Yu","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2021.3053424"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2020.3044659"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2010.2042613"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2010.2097278"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/taes.2020.2975448"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2016.2518220"},{"key":"ref7","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"2003"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205938"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2017.2655079"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/taes.2020.2982341"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/taes.2021.3092507"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2025.3571607"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/taes.2019.2925448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3430224"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/irps.2010.5488827"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/irps.2010.5488829"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2005.860719"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/edssc.2019.8754303"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2006.885379"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2007.908460"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2010.5537603"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2025.3616494"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2015.2449073"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s41365-019-0553-y"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12012"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ab9a17"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1149\/06605.0295ecst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/led.2023.3309597"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11514136\/11399927.pdf?arnumber=11399927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T05:41:17Z","timestamp":1778564477000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11399927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3661639","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}