{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T20:06:01Z","timestamp":1780085161407,"version":"3.54.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100013092","name":"Science and Technology Planning Project of Guangzhou","doi-asserted-by":"publisher","award":["2023B01J0007"],"award-info":[{"award-number":["2023B01J0007"]}],"id":[{"id":"10.13039\/501100013092","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation","doi-asserted-by":"publisher","award":["62301165"],"award-info":[{"award-number":["62301165"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tvlsi.2026.3663320","type":"journal-article","created":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T20:50:54Z","timestamp":1771879854000},"page":"1677-1681","source":"Crossref","is-referenced-by-count":0,"title":["Efficient FPGA Acceleration for 4-bit CNNs via Quantization-Induced Structured Sparsity and LUT-Based Multiplication"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-9106-5989","authenticated-orcid":false,"given":"Yuanmiao","family":"Lin","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4269-1958","authenticated-orcid":false,"given":"Peng","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8804-2312","authenticated-orcid":false,"given":"Zijian","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9700-4272","authenticated-orcid":false,"given":"Xueming","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongmin","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Guangdong Polytechnic Normal University, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1918-3375","authenticated-orcid":false,"given":"Ruidian","family":"Zhan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1237-4945","authenticated-orcid":false,"given":"Xianghong","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2842-6439","authenticated-orcid":false,"given":"Shuting","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2421-7621","authenticated-orcid":false,"given":"Xiaoming","family":"Xiong","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043724"},{"key":"ref2","article-title":"PACT: Parameterized clipping activation for quantized neural networks","author":"Choi","year":"2018","journal-title":"arXiv:1805.06085"},{"key":"ref3","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bit width gradients","author":"Zhou","year":"2016","journal-title":"arXiv:1606.06160"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2023.3324357"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3095825"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00049"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00075"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240835"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3569589"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3565795"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL57034.2022.00061"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3347417"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3515217"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00027"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3227608"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2024.3510295"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11538104\/11407484.pdf?arnumber=11407484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T19:59:22Z","timestamp":1780084762000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11407484\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3663320","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}