{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T20:06:02Z","timestamp":1780085162987,"version":"3.54.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Chip to Startup (C2S) Project from the Ministry of Electronics and Information Technology (MeiTy), Government of India","doi-asserted-by":"publisher","award":["EE-9\/2\/2021-RD-E"],"award-info":[{"award-number":["EE-9\/2\/2021-RD-E"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Corporate Social Responsibility (CSR) funding from Redpine Signals Pvt. Ltd."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tvlsi.2026.3664761","type":"journal-article","created":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T21:01:05Z","timestamp":1771966865000},"page":"1480-1488","source":"Crossref","is-referenced-by-count":0,"title":["A Hardware-Efficient QR Algorithm and Its VLSI Architecture for Eigenvalue Decomposition of Symmetric Matrices"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-1905-6560","authenticated-orcid":false,"given":"Vishnu","family":"P S","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6109-7702","authenticated-orcid":false,"given":"Jobin","family":"Francis","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5092-0524","authenticated-orcid":false,"given":"Subrahmanyam","family":"Mula","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2937365"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024340"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3287602"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2004.1261097"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LGRS.2016.2519765"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TWC.2014.2370637"},{"key":"ref7","volume-title":"Numerical Linear Algebra With Applications: Using MATLAB","author":"Ford","year":"2014"},{"key":"ref8","volume":"70","author":"Golub","year":"2012","journal-title":"Numerical Linear Algebra, Digital Signal Processing and Parallel Algorithms"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10557859"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.56021\/9781421407944"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-022-02180-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001939"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2893274"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3170526"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7188-7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898719574"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-018-0953-y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-52794-5_3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292059"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS61496.2024.10848994"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435753"},{"key":"ref22","first-page":"256","article-title":"Systolic arrays (for VLSI)","volume":"1","author":"Kung","year":"1979","journal-title":"Sparse Matrix Proceedings 1978"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"ref24","first-page":"1","article-title":"Simulation and synthesis techniques for asynchronous FIFO design","volume-title":"Proc. SNUG Synopsys Users Group Conf.","volume":"281","author":"Cummings"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2965154"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3068764"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3134710"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3036183"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009457"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/2.241423"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00059"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-45992-8"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903289"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11538104\/11409369.pdf?arnumber=11409369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T19:59:26Z","timestamp":1780084766000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11409369\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":33,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3664761","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}