{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T20:09:29Z","timestamp":1780344569047,"version":"3.54.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100013153","name":"Shenzhen Science and Technology Plan Project","doi-asserted-by":"publisher","award":["JSGG20220831101402005"],"award-info":[{"award-number":["JSGG20220831101402005"]}],"id":[{"id":"10.13039\/501100013153","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013153","name":"Shenzhen Science and Technology Plan Project","doi-asserted-by":"publisher","award":["KJZD20230923114820043"],"award-info":[{"award-number":["KJZD20230923114820043"]}],"id":[{"id":"10.13039\/501100013153","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001352","name":"National University of Singapore","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001352","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","award":["202306070053"],"award-info":[{"award-number":["202306070053"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tvlsi.2026.3665483","type":"journal-article","created":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T20:52:39Z","timestamp":1772225559000},"page":"1645-1655","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive Test for Mixed-Signal Chips Based on Information Gain and Backpropagation Neural Network"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-5146-5769","authenticated-orcid":false,"given":"Kewei","family":"Deng","sequence":"first","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China, Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7110-717X","authenticated-orcid":false,"given":"Houjun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China, Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9166-9855","authenticated-orcid":false,"given":"Pu","family":"Pu","sequence":"additional","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China, Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6357-7574","authenticated-orcid":false,"given":"En-Xiao","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, A*STAR, Fusionopolis, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1501-4272","authenticated-orcid":false,"given":"Zhenyu","family":"Zhao","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, National University of Singapore, Cluny Road, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2025.3584134"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810406"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3362957"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966714"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205027"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2012.2202949"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751867"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2025.118160"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2024.102169"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2025.3573375"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2023.3283101"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-024-06125-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3530956"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3591196"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2783302"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.cie.2025.111115"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1016\/B978-0-12-416702-5.50002-8","volume-title":"Computational Methods in Engineering","author":"Venkateshan","year":"2014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/5.0093709"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400701"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758628"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT52063.2021.9427338"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3217116"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1080\/24725854.2021.2018528"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2017.2737781"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3244892"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11538104\/11415710.pdf?arnumber=11415710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T19:37:58Z","timestamp":1780342678000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11415710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3665483","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}