{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T17:02:14Z","timestamp":1790787734380,"version":"4.1.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["NSTC 113-2221-E-011-127"],"award-info":[{"award-number":["NSTC 113-2221-E-011-127"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007530","name":"National Taiwan University of Science and Technology","doi-asserted-by":"publisher","award":["Kyutech-NTUST-2025-01"],"award-info":[{"award-number":["Kyutech-NTUST-2025-01"]}],"id":[{"id":"10.13039\/501100007530","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tvlsi.2026.3676373","type":"journal-article","created":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T19:51:35Z","timestamp":1774381895000},"page":"1930-1939","source":"Crossref","is-referenced-by-count":1,"title":["High-Accuracy, Low-Utilization Multichannel 2-ps Bin Size FPGA Digital-to-Time Converter Based on Compact Multidimensional Delay Array"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0749-4181","authenticated-orcid":false,"given":"Poki","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei City, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6919-6617","authenticated-orcid":false,"given":"Joshua Adiel","family":"Wijaya","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei City, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, National Taiwan University of Science and Technology, Taipei City, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8305-604X","authenticated-orcid":false,"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology, Fukuoka, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Holst","sequence":"additional","affiliation":[{"name":"Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology, Fukuoka, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.830592"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705312"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.817412"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295896"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2010.5669491"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529280"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844141"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1016\/j.nima.2016.06.063","article-title":"Design of time interval generator based on hybrid counting method","volume":"832","author":"Yao","year":"2016","journal-title":"Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2018.8409538"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2021.109267"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.4985542"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13234825"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028748"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2700055"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.3690383"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-015-0641-9"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.231325"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820531"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572626"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.78252"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.508208"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NSS\/MIC42101.2019.9059794"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3225873"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962606"},{"key":"ref26","volume-title":"Stratix IV Device Handbook","year":"2016"},{"key":"ref27","volume-title":"Virtex-6 FPGA Clocking Resources User Guide","year":"2014"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047435"},{"key":"ref29","volume-title":"Introduction to the Quartus II Software","year":"2010"},{"key":"ref30","volume-title":"Intel Agilex 7 Clocking and PLL User Guide","year":"2023"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2143727"},{"key":"ref32","volume-title":"SikuliX","author":"Hocke","year":"2023"},{"key":"ref33","volume-title":"PyAutoGUI","author":"Sweigart","year":"2023"},{"key":"ref34","volume-title":"Cyclone IV Device Handbook","year":"2016"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2024.114657"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11547350\/11455386.pdf?arnumber=11455386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T19:46:27Z","timestamp":1780515987000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11455386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3676373","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}