{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T20:11:03Z","timestamp":1780517463496,"version":"3.54.1"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U25B2057"],"award-info":[{"award-number":["U25B2057"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92464302"],"award-info":[{"award-number":["92464302"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tvlsi.2026.3676552","type":"journal-article","created":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T20:03:57Z","timestamp":1775592237000},"page":"1736-1749","source":"Crossref","is-referenced-by-count":0,"title":["HiRe: A Hierarchical Reconfigurable Architecture for Large-Scale Multichiplet DNN Accelerators"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-2318-2619","authenticated-orcid":false,"given":"Zhihong","family":"Chen","sequence":"first","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9353-5447","authenticated-orcid":false,"given":"Jinming","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6826-2670","authenticated-orcid":false,"given":"Dongxu","family":"Lyu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3140-6521","authenticated-orcid":false,"given":"Hao","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5521-6197","authenticated-orcid":false,"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7831-526X","authenticated-orcid":false,"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2762-2726","authenticated-orcid":false,"given":"Chen","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0486-6421","authenticated-orcid":false,"given":"Guanghui","family":"He","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, and the MoE Key Laboratory of Artificial Intelligence, AI Institute, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3395054"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3332832"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3015494"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00022"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895625"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895479"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731101"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070981"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00083"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3419579"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870354"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731581"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3008185"},{"key":"ref18","first-page":"1","article-title":"Big-little chiplets for in-memory acceleration of DNNs: A scalable heterogeneous architecture","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Krishnan"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00066"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218647"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904819"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731045"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3399660"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"ref25","volume-title":"Interconnection Networks: An Engineering Approach","author":"Duato","year":"2002"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3256796"},{"key":"ref28","first-page":"121","article-title":"Chiplet actuary: A quantitative cost model and multi-chiplet architecture exploration","volume-title":"Proc. 59th ACM\/IEEE Design Autom. Conf.","author":"Feng"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631545"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00174"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00117"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3075219"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00166"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00049"},{"key":"ref37","article-title":"UCIe 3.0 specification: Driving innovation for efficient, scalable, and reliable chiplet integration","author":"Rea","year":"2025"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2950352"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2025.3591559"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3091961"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558656"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT52804.2021.9590599"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2010.11929"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3188899"},{"key":"ref48","article-title":"OPT: Open pre-trained transformer language models","author":"Zhang","year":"2022","journal-title":"arXiv:2205.01068"},{"key":"ref49","article-title":"The llama 3 herd of models","author":"Grattafiori","year":"2024","journal-title":"arXiv:2407.21783"},{"key":"ref50","article-title":"PaLM: Scaling language modeling with pathways","author":"Chowdhery","year":"2022","journal-title":"arXiv:2204.02311"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00082"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232096"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062977"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731008"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11547350\/11475665.pdf?arnumber=11475665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T19:46:20Z","timestamp":1780515980000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11475665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":55,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3676552","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}