{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T20:13:00Z","timestamp":1780517580777,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tvlsi.2026.3677683","type":"journal-article","created":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T19:39:16Z","timestamp":1777923556000},"page":"2015-2019","source":"Crossref","is-referenced-by-count":0,"title":["FANE: FPGA-Based FP8 Approximate Neural Network Engine"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-4706-4617","authenticated-orcid":false,"given":"Han","family":"Bao","sequence":"first","affiliation":[{"name":"Department of Electronic and Information, Vrije Universiteit Brussel, Brussels, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5493-7411","authenticated-orcid":false,"given":"Shidi","family":"Tang","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4009-916X","authenticated-orcid":false,"given":"Jingdong","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Institute of Automation, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9331-4692","authenticated-orcid":false,"given":"Ahmed","family":"Sadaqa","sequence":"additional","affiliation":[{"name":"Department of Electronic and Information, Vrije Universiteit Brussel, Brussels, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6837-5675","authenticated-orcid":false,"given":"Ruiqi","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electronic and Information, Vrije Universiteit Brussel, Brussels, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8866-7189","authenticated-orcid":false,"given":"Ming","family":"Ling","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4877-9688","authenticated-orcid":false,"given":"Bruno","family":"da Silva","sequence":"additional","affiliation":[{"name":"Department of Electronic and Information, Vrije Universiteit Brussel, Brussels, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3695053.3731412"},{"key":"ref3","article-title":"GPT-4 technical report","volume-title":"arXiv:2303.08774","author":"Achiam","year":"2023"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2023.3263008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00039"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3404397.3404407"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.52202\/068431-1065"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895592"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3120113"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2022.3163817"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465845"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3056337"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3663480"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/fccm62733.2025.00079"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2026.103686"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133083"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756094"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH61463.2024.00016"},{"key":"ref19","article-title":"FP8 versus INT8 for efficient deep learning inference","author":"van Baalen","year":"2023","journal-title":"arXiv:2303.17951"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.1985.82928"},{"key":"ref21","article-title":"OCP 8-bit floating point specification (OFP8)","volume":"3","author":"Micikevicius","year":"2023","journal-title":"Open Compute Project"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH51176.2021.00019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00061"},{"key":"ref24","volume-title":"AMD Power Estimator (XPE)","year":"2025"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11241002"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00041"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3540844"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502364"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11547350\/11503218.pdf?arnumber=11503218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T19:46:21Z","timestamp":1780515981000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11503218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3677683","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}