{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T20:12:46Z","timestamp":1780517566911,"version":"3.54.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tvlsi.2026.3678216","type":"journal-article","created":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T19:50:57Z","timestamp":1777405857000},"page":"2020-2024","source":"Crossref","is-referenced-by-count":0,"title":["A Fast Convergence Background Calibration Technique for Gain Nonlinearity in Pipeline ADCs"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-2184-4472","authenticated-orcid":false,"given":"Qiao","family":"Wang","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering (Exemplary School of Microelectronic), University of Electronic Science and Technology of China (UESTC), Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8410-6237","authenticated-orcid":false,"given":"Xizhu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering (Exemplary School of Microelectronic), University of Electronic Science and Technology of China (UESTC), Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2574-7015","authenticated-orcid":false,"given":"Zhifei","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering (Exemplary School of Microelectronic), University of Electronic Science and Technology of China (UESTC), Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0701-4571","authenticated-orcid":false,"given":"Yutao","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering (Exemplary School of Microelectronic), University of Electronic Science and Technology of China (UESTC), Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8624-5671","authenticated-orcid":false,"given":"He","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering (Exemplary School of Microelectronic), University of Electronic Science and Technology of China (UESTC), Chengdu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870374"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IICM57986.2022.10152348"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3596481"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3038919"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043256"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032637"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215754"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169854"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188461"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2660765"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11547350\/11498514.pdf?arnumber=11498514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T19:46:14Z","timestamp":1780515974000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11498514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":13,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3678216","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}