{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T20:24:53Z","timestamp":1783023893071,"version":"3.54.6"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62574049"],"award-info":[{"award-number":["62574049"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62204045"],"award-info":[{"award-number":["62204045"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["25JD1400700"],"award-info":[{"award-number":["25JD1400700"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University","award":["SKLICS-Z202501"],"award-info":[{"award-number":["SKLICS-Z202501"]}]},{"DOI":"10.13039\/100010418","name":"Zhangjiang National Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/tvlsi.2026.3689058","type":"journal-article","created":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T20:05:44Z","timestamp":1778011544000},"page":"2151-2164","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Efficient Logarithmic Floating-Point Multipliers Using Truncation-Based Error Compensation for Fault-Tolerant Applications"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-6998-5985","authenticated-orcid":false,"given":"Zheng","family":"Li","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4616-7257","authenticated-orcid":false,"given":"Baining","family":"Wu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9523-7998","authenticated-orcid":false,"given":"Jilong","family":"Zhang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6654-8341","authenticated-orcid":false,"given":"Chao","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5818-6561","authenticated-orcid":false,"given":"Yongliang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8918-7320","authenticated-orcid":false,"given":"Yan","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3986-137X","authenticated-orcid":false,"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465893"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3385333"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3369230"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3331675"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2988353"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2839266"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3479279"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3434706"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697584"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2885317"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598342"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3298882"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465845"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194628"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2018.2880742"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3326329"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2024.3365650"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52729.2023.02142"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.151"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01234-2_18"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2008.4610935"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.198"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3217696"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3343093"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974661"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3364717"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-36670-3_7"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2424212"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3322259"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.54"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3216465"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857262"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3094910"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.05.002"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697710"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3354726"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11589510\/11506325.pdf?arnumber=11506325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T19:48:45Z","timestamp":1783021725000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11506325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":42,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3689058","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}