{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,27]],"date-time":"2026-08-27T05:18:38Z","timestamp":1787807918949,"version":"build-2784847793"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"State Government of Styria, Austria\u2013Department Zukunftsfonds Steiermark"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1109\/tvlsi.2026.3706748","type":"journal-article","created":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T19:47:51Z","timestamp":1783453671000},"page":"2686-2697","source":"Crossref","is-referenced-by-count":0,"title":["Chiplet-Based Techniques for Scalable and Memory-Aware Multiscalar Multiplication on Hardware Platforms"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2151-4436","authenticated-orcid":false,"given":"Florian","family":"Hirner","sequence":"first","affiliation":[{"name":"Institute of Information Security, Graz University of Technology","place":["Graz, Austria"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5778-2447","authenticated-orcid":false,"given":"Florian","family":"Krieger","sequence":"additional","affiliation":[{"name":"Institute of Information Security, Graz University of Technology","place":["Graz, Austria"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9805-5389","authenticated-orcid":false,"given":"Sujoy Sinha","family":"Roy","sequence":"additional","affiliation":[{"name":"Institute of Information Security, Graz University of Technology","place":["Graz, Austria"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/22145.22178"},{"key":"ref2","first-page":"738","article-title":"Marlin: Preprocessing zkSNARKs with universal and updatable {SRS}","volume-title":"Proc. 39th Annu. Int. Conf. Theory Appl. Cryptograph. Techn. (EUROCRYPT)","volume":"12105","author":"Chiesa","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2023.i3.194-220"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49896-5_11"},{"key":"ref5","article-title":"PLONK: Permutations over Lagrange-bases for oecumenical noninteractive arguments of knowledge","author":"Gabizon","year":"2019"},{"issue":"2","key":"ref6","doi-asserted-by":"crossref","first-page":"358","DOI":"10.46586\/tches.v2023.i2.358-380","article-title":"Speeding up MSM over fixed points towards efficient zksnarks","volume":"2023","author":"Luo","year":"2023","journal-title":"IACR Trans. Cryptograph. Hardw. Embedded Syst."},{"key":"ref7","volume-title":"Multi-Scalar Multiplication: State of the Art and New Ideas","author":"Gutoski","year":"2023"},{"key":"ref8","volume-title":"FPGA acceleration of multi-scalar multiplication: CycloneMSM","author":"Aasaraai","year":"2022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637577"},{"key":"ref10","volume-title":"Accelerating the Future of Zero Knowledge Cryptography","year":"2023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1976.21"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2025.i2.489-510"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.14257\/astl.2013.44.11"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2007.01.015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00040"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658259"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3678006"},{"issue":"1","key":"ref18","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1007\/s42514-022-00093-0","article-title":"Survey on chiplets: Interface, interconnect and integration methodology","volume":"4","author":"Ma","year":"2022","journal-title":"CCF Trans. High Perform. Comput."},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/seed61283.2024.00022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2025.i2.163-208"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657321"},{"key":"ref22","volume-title":"Explicit-Formulas Database","author":"Bernstein","year":"2024"},{"key":"ref23","volume-title":"PipeMSM: Hardware acceleration for multi-scalar multiplication","author":"Xavier","year":"2022"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89255-7_20"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3796529"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-025-03214-6"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-024-06563-2"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.36922\/dp.3882"},{"issue":"1","key":"ref29","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1006\/jagm.1997.0913","article-title":"A survey of fast exponentiation methods","volume":"27","author":"Gordon","year":"1998","journal-title":"J. Algorithms"},{"issue":"12","key":"ref30","first-page":"1993","article-title":"Silicon interposer-based 2.5D ICS for high-performance computing","volume":"7","author":"Kim","year":"2017","journal-title":"IEEE Trans. Compon., Packag., Manuf. Technol."},{"key":"ref31","volume-title":"For the First Time, Ucie Shares Bandwidth Speeds Between Chiplets","year":"2023"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.1145\/3819235","volume-title":"An Introduction to the Universal Chiplet Interconnect Express (UCIe)","author":"Sharma","year":"2026"},{"key":"ref33","article-title":"GPGPUs on FPGAs: A competitive approach for scientific computing?","volume-title":"Proc. ATE Design, Autom. Test Eur. Conf.","author":"Guthmuller"},{"key":"ref34","volume-title":"Varium c1100 Compute Adaptor Data Sheet (Ds1003)","year":"2013"},{"key":"ref35","volume-title":"Alveo U280 Data Center Accelerator Card Data Sheet (Ds963)","year":"2013"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575711"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00009"},{"key":"ref38","volume-title":"Hbm3 Memory: Break Through to Greater Bandwidth","year":"2023"},{"key":"ref39","volume-title":"Tsmc 7nm, 16nm and 28nm Technology Node Comparisons","author":"VLSI","year":"2021"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3449121"},{"key":"ref42","volume-title":"H100 Tensor Core GPU Datasheet","year":"2023"},{"key":"ref43","article-title":"The AMD EPYC processor architecture","volume-title":"Proc. IEEE Hot Chips Symp. (HCS)","author":"Singh"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/11667419\/11597965.pdf?arnumber=11597965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,27]],"date-time":"2026-08-27T04:37:30Z","timestamp":1787805450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11597965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":43,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2026.3706748","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,9]]}}}