{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T18:32:29Z","timestamp":1732041149077},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T00:00:00Z","timestamp":1635984000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T00:00:00Z","timestamp":1635984000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T00:00:00Z","timestamp":1635984000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,4]]},"DOI":"10.1109\/ucet54125.2021.9674995","type":"proceedings-article","created":{"date-parts":[[2022,1,19]],"date-time":"2022-01-19T15:36:43Z","timestamp":1642606603000},"page":"47-52","source":"Crossref","is-referenced-by-count":6,"title":["Design Challenges and Methodology of High-Performance SRAM-Based Compute-in-Memory for AI Edge Devices"],"prefix":"10.1109","author":[{"given":"Yufei","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Tianzhu","family":"Xiong","sequence":"additional","affiliation":[]},{"given":"Yuyao","family":"Kong","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.241"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2017.7953288"},{"key":"ref30","first-page":"252c","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062958"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"ref11","first-page":"76","article-title":"ReRAM-based 7T1R Nonvola-tile SRAM with 2x Reduction in Store Energy and 94x Reduction in Restore Energy for Frequent-Off Instant-On Applications","author":"lee","year":"0","journal-title":"Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648841"},{"key":"ref13","first-page":"314","article-title":"17.3 A 28 nm 256kb 6T-SRAM with 280 mV improvement in Vmin using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3073254"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039206"},{"key":"ref28","first-page":"120c","article-title":"A 5.1 pJ\/Neuron 127.3 us\/inference RNN-based speech recognition processor using 16 computing-in-memory SRAM macros in 65 nm CMOS","author":"guo","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref4","article-title":"Nonvolatile Circuits for Memory, Logic, and Artificial Intelligence","author":"chang","year":"0","journal-title":"IEEE International Solid State Circuits Conference (ISSCC) tutorial"},{"key":"ref27","first-page":"242","article-title":"A 28 nm SoC with a 1.2 GHz 568 nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2018.J-8-02"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310394"},{"key":"ref29","first-page":"248c","article-title":"A ternary based bit scalable, 8.80 TOPS\/W CNN accelerator with many-core processingin-memory architecture with 896K synapses\/mm2","author":"okumura","year":"2019","journal-title":"Proc Symp VLSI Technol"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047138"},{"key":"ref7","first-page":"134","article-title":"A Resistance Drift Compensation Scheme to Reduce MLC PCM Raw BER by Over 100X for Storage Class Memory Applications","author":"khwa","year":"0","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918287"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"ref1","first-page":"140","article-title":"Challenges of emerging memory and memristor based circuits: Nonvolatile logics, IoT security, deep learning and neuromorphic computing","author":"chang","year":"0","journal-title":"IEEE 12th International Conference on ASIC (ASICON)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3039206"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878830"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref25","first-page":"490","article-title":"A 42 pJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with onchip training","author":"gonugondla","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"event":{"name":"2021 International Conference on UK-China Emerging Technologies (UCET)","start":{"date-parts":[[2021,11,4]]},"location":"Chengdu, China","end":{"date-parts":[[2021,11,6]]}},"container-title":["2021 International Conference on UK-China Emerging Technologies (UCET)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9674219\/9674940\/09674995.pdf?arnumber=9674995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:57:27Z","timestamp":1652187447000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9674995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,4]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/ucet54125.2021.9674995","relation":{},"subject":[],"published":{"date-parts":[[2021,11,4]]}}}