{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:38:53Z","timestamp":1729651133244,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/uemcon.2016.7777926","type":"proceedings-article","created":{"date-parts":[[2016,12,12]],"date-time":"2016-12-12T20:35:39Z","timestamp":1481574939000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["A strategic frame work for designing MATLAB based single spin logic tool for inclusion in SIMSCAPE"],"prefix":"10.1109","author":[{"given":"J.","family":"Gope","sequence":"first","affiliation":[]},{"given":"B.","family":"Kar","sequence":"additional","affiliation":[]},{"given":"M.","family":"Panda","sequence":"additional","affiliation":[]},{"given":"S.","family":"Bhadra","sequence":"additional","affiliation":[]},{"given":"S.","family":"Saha","sequence":"additional","affiliation":[]},{"given":"R.","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"S.","family":"Biswas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/5\/2\/007"},{"journal-title":"Electron Devices","year":"1990","author":"capasso","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.84.2481"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.62.R16267"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2010.5551948"},{"key":"ref5","first-page":"143","article-title":"Spin Realization of Reversible Logic Gates","volume":"7","author":"gope","year":"2016","journal-title":"IJSER"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/20.908600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"ref2","first-page":"146","article-title":"Exploration of single spin logic (SSL) based expandable hardware design","volume":"7","author":"gope","year":"2016","journal-title":"International Journal of Scientific & Engineering Research"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.48.7099"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1109\/5.752515","article-title":"Nanoscale CMOS","volume":"87","author":"wong","year":"2002","journal-title":"IEEE Proceedings"}],"event":{"name":"2016 IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","start":{"date-parts":[[2016,10,20]]},"location":"New York City, NY, USA","end":{"date-parts":[[2016,10,22]]}},"container-title":["2016 IEEE 7th Annual Ubiquitous Computing, Electronics &amp; Mobile Communication Conference (UEMCON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7763653\/7777798\/07777926.pdf?arnumber=7777926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:46:54Z","timestamp":1498355214000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7777926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/uemcon.2016.7777926","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}