{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:10:00Z","timestamp":1774631400042,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/uemcon47517.2019.8992989","type":"proceedings-article","created":{"date-parts":[[2020,2,14]],"date-time":"2020-02-14T03:36:46Z","timestamp":1581651406000},"page":"0894-0904","source":"Crossref","is-referenced-by-count":5,"title":["A Fast and Secure Pipelined Barrel Processor for Safety-Critical Applications for Real-Time Operating Systems"],"prefix":"10.1109","author":[{"given":"Mong Tee","family":"Sim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Darshika G.","family":"Perera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Caches and merkle trees for efficient memory authentication","author":"suh","year":"0","journal-title":"Proc 9th Int Symp High Performance Computer Architecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178446"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581678"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/605426.605429"},{"key":"ref14","article-title":"A Survey of Techniques for Dynamic Branch Prediction","author":"mittal","year":"2018","journal-title":"Science and Engineer Research Board (SERB) India award number ECR\/2017\/000622"},{"key":"ref15","first-page":"1","article-title":"Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers?Concept and theory of operation","author":"dodiu","year":"0","journal-title":"Proc IEEE Int Conf Electro-Inf Technol (EIT)"},{"key":"ref16","year":"2019"},{"key":"ref17","article-title":"CDC Cyber 170 Computer Systems; Models 720, 730, 750, and 760; Model 176 (Level B); CPU Instruction Set; PPU Instruction Set","year":"1973","journal-title":"Control Data Corporation Revision A"},{"key":"ref18","article-title":"NAS Benchmarks on the Tera MTA","author":"boisseau","year":"0","journal-title":"Workshop on Multi-Threaded Execution Architecture and Compilers"},{"key":"ref19","first-page":"95","article-title":"A Configurable Hardware Scheduler for Real-Time Systems","author":"kuacharoen","year":"0","journal-title":"Proc of Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref4","year":"0"},{"key":"ref3","first-page":"859","article-title":"Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers?Architecture description","author":"dodiu","year":"0","journal-title":"Proceedings of the 35th International Convention MIPRO"},{"key":"ref6","year":"0"},{"key":"ref5","year":"0"},{"key":"ref8","volume":"33","author":"shi","year":"0","journal-title":"ACM SIGARCH Computer Architecture News - Special issue Workshop on architectural support for security and anti-virus (WASSA)"},{"key":"ref7","year":"0"},{"key":"ref2","year":"0"},{"key":"ref1","author":"developer","year":"0","journal-title":"ARM Cortex-A Series"},{"key":"ref9","article-title":"Keeping secrets in hardware the microsoft xbox case study - MIT","author":"huang","year":"2002","journal-title":"AI Memo"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CSCS.2015.10"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.87"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAAS.2016.7492561"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2315637"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925994"}],"event":{"name":"2019 IEEE 10th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","location":"New York City, NY, USA","start":{"date-parts":[[2019,10,10]]},"end":{"date-parts":[[2019,10,12]]}},"container-title":["2019 IEEE 10th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8966519\/8992916\/08992989.pdf?arnumber=8992989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:26:08Z","timestamp":1658247968000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8992989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/uemcon47517.2019.8992989","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}