{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:31:37Z","timestamp":1730302297683,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190213","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:16:08Z","timestamp":1599758168000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Design & Benchmark of Single Bit & Multi Bit Sequential Elements in 65nm for Low Standby Power Consumption"],"prefix":"10.1109","author":[{"given":"Shashank Neeraj","family":"Dwivedi","sequence":"first","affiliation":[]},{"given":"Ashish Kumar","family":"Seth","sequence":"additional","affiliation":[]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICOEI.2017.8300861"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"0","author":"weste","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351251"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902211"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120755"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996614"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270312"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2232684"},{"key":"ref7","article-title":"Using multi-bit flip-flop for clock power saving by DesignCompiler","author":"chen","year":"0","journal-title":"Proceedings of Synopsys Users Group"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"663","DOI":"10.1109\/4.293111","article-title":"Power consumption estimation in CMOS VLSI chips","volume":"29","author":"liu","year":"1994","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref1","article-title":"Minimize IC power without sacrificing performance","author":"krishnamoorthy","year":"2004","journal-title":"EE Times"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164987"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190213.pdf?arnumber=9190213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:16Z","timestamp":1656587836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190213","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}