{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,20]],"date-time":"2025-07-20T04:24:15Z","timestamp":1752985455596,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190279","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:16:08Z","timestamp":1599758168000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Post Synthesis-Optimization of Reversible Circuit using Template Matching"],"prefix":"10.1109","author":[{"given":"Chandan","family":"Bandyopadhyay","sequence":"first","affiliation":[]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/TCAD.2009.2017215","article-title":"Exact multiple-control Toffoli network synthesis with SAT techniques","author":"gro\u00dfe","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref11","article-title":"Complexity analysis of reversible logic synthesis","author":"chattopadhyay","year":"2014","journal-title":"ArXiv Preprint"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629984"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/11750321_35"},{"key":"ref16","first-page":"307","article-title":"Reversible logic synthesis through ant colony optimization","author":"li","year":"0","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491754"},{"key":"ref18","article-title":"A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines","author":"datta","year":"2016","journal-title":"IEEE Transactions on Computers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297399"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature10872"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref6","first-page":"1140","article-title":"Synthesis of Approximate Coders for On-Chip Interconnects Using Reversible Logic","author":"robert wille","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.08.011"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278355"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287673"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837440"},{"key":"ref1","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.21236\/ADA082021"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38986-3_17"},{"journal-title":"Reversible Logic Synthesis Benchmark Page","year":"2002","author":"maslov","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2013.12"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-1817-3_36"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190279.pdf?arnumber=9190279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:16Z","timestamp":1656587836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190279","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}