{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:22Z","timestamp":1763724502640,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190305","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Hardware Implementation of Hyperbolic Tangent Activation Function for Floating Point Formats"],"prefix":"10.1109","author":[{"given":"T.K.R","family":"Arvind","sequence":"first","affiliation":[]},{"given":"Marcel","family":"Brand","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Heidorn","sequence":"additional","affiliation":[]},{"given":"Srinivas","family":"Boppu","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Short floating-point representation for convolutional neural network inference","author":"kang","year":"2018","journal-title":"IEICE Electronics Express"},{"key":"ref11","first-page":"91","article-title":"An optimized lookup-table for the evaluation of sigmoid function for artificial neural networks","author":"meher","year":"0","journal-title":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2008.131"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292370"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.537127"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118213"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2014.7004740"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISDA.2008.333"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2013.6581545"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2020.2970550"},{"key":"ref4","first-page":"515","article-title":"Implementations approaches of neural networks lane following system","author":"benjemmaa","year":"0","journal-title":"2012 16th IEEE Mediterranean Electrotechnical Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030607"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617900"},{"key":"ref5","first-page":"856","article-title":"A digital circuit design of hyperbolic tangent sigmoid function for neural networks","author":"lin","year":"0","journal-title":"2008 IEEE International Symposium on Circuits and Systems"},{"journal-title":"Neural Networks A Comprehensive Foundation","year":"1994","author":"haykin","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2016.7869646"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1016\/j.micpro.2011.05.007","article-title":"Low-error digital hardware implementation of artificial neuron activation functions and their derivative","volume":"35","author":"armato","year":"2011","journal-title":"Microprocessors and Microsystems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.heliyon.2018.e00938"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080246"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2871198"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2232321"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190305.pdf?arnumber=9190305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:17Z","timestamp":1656602237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190305","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}