{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:03:03Z","timestamp":1772298183049,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190315","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-5","source":"Crossref","is-referenced-by-count":12,"title":["Artificial Neural Network Model for Design Optimization of 2-stage Op-amp"],"prefix":"10.1109","author":[{"given":"Harsha","family":"M.V.","sequence":"first","affiliation":[]},{"given":"B. P.","family":"Harish","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"allen","year":"2002","journal-title":"CMOS Analog Circuit Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s13042-014-0324-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.808914"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2010.03.021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.809179"},{"key":"ref16","first-page":"15","article-title":"Analog circuit complementary optimization based on evolutionary algorithms and artificial neural network","volume":"2","author":"rajabi","year":"2018","journal-title":"Signal Processing and Renewable Energy"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2014.989924"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434896"},{"key":"ref4","author":"zebulum","year":"2001","journal-title":"Evolutionary Electronics Automatic Design of Electronic Circuits and Systems by Genetic Algorithms"},{"key":"ref3","first-page":"443","article-title":"Program for the optimization of an OTA for front end electronics based on multi objective genetic algorithms","author":"dendouga","year":"0","journal-title":"Proceedings of International Conference on Microelectronics"},{"key":"ref6","author":"zhang","year":"2000","journal-title":"Neural Networks for RF and Microwave Design"},{"key":"ref5","author":"hagan","year":"2016","journal-title":"Neural Network Design"},{"key":"ref8","author":"ben","year":"2011","journal-title":"Statistical verification and optimization of integrated circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-15955-3_2"},{"key":"ref2","first-page":"170","article-title":"An integrated maxFit genetic algorithm-SPICE framework for 2-Stage Op-Amp design automation","author":"harsha","year":"0","journal-title":"Proceedings of IEEE Computer Society Annual Symposium on VLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-42037-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2564362"},{"key":"ref20","article-title":"Neural network toolbox for use with MAT-LAB","author":"demuth","year":"2002","journal-title":"User's guide version 4 The MathWorks Natick"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","location":"Bhubaneswar, India","start":{"date-parts":[[2020,7,23]]},"end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190315.pdf?arnumber=9190315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:17Z","timestamp":1656602237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190315","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}