{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T10:00:17Z","timestamp":1764842417843},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190373","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:16:08Z","timestamp":1599758168000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["A 0.9V 64Mb 6T SRAM cell with Read and Write assist schemes in 65nm LSTP technology"],"prefix":"10.1109","author":[{"given":"Aparna","family":"Mishra","sequence":"first","affiliation":[]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2416814"},{"journal-title":"Memory with an assist determination controller and associated methods","year":"2015","author":"grover","key":"ref11"},{"key":"ref12","first-page":"547","article-title":"A 0.8V VMIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology Using Repeated-Pulse Wordline Suppression Scheme","author":"kumar","year":"2019","journal-title":"2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457179"},{"key":"ref4","article-title":"Parametric yield estimation for SRAM cells: Concepts, algorithms and challenges","author":"fang","year":"0","journal-title":"Proceedings of the ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405720"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2139213"},{"journal-title":"Device and circuit techniques for reducing variation in nanoscale SRAM","year":"2008","author":"carlson","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406974"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681834"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.62"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.75"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2705116"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190373.pdf?arnumber=9190373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:16Z","timestamp":1656587836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190373","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}