{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T12:27:21Z","timestamp":1755692841738},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190377","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA"],"prefix":"10.1109","author":[{"given":"Vivian","family":"Desalphine","sequence":"first","affiliation":[]},{"given":"Somya","family":"Dashora","sequence":"additional","affiliation":[]},{"given":"Laxita","family":"Mali","sequence":"additional","affiliation":[]},{"given":"K.","family":"Suhas","sequence":"additional","affiliation":[]},{"given":"Aneesh","family":"Raveendran","sequence":"additional","affiliation":[]},{"given":"David","family":"Selvakumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106018"},{"key":"ref11","first-page":"1","article-title":"Performance of Private Cache Replacement Policies for Multicore Processors","author":"lentz","year":"2014","journal-title":"Computer Science & Information Technology"},{"journal-title":"Intel ® Pentium ® 4 and Intel ® Xeon™ Processor Optimization Reference Manual","year":"1999","key":"ref12"},{"key":"ref13","first-page":"519","article-title":"Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer","author":"ajorpaz","year":"2018","journal-title":"45th ISCA"},{"key":"ref14","first-page":"10","article-title":"Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers","author":"jouppi","year":"1990","journal-title":"17th ISCA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.589235"},{"key":"ref16","article-title":"Using a victim buffer in an application-specific memory hierarchy","author":"zhang","year":"0","journal-title":"Proceedings Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2010.21"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.85"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696100"},{"key":"ref4","article-title":"Memory Behavior of the SPEC2000 Benchmark Suite","author":"sair","year":"2000","journal-title":"Tecnical Report IBM"},{"journal-title":"RISC-V ISA Simulator Spike","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICAEE48663.2019.8975563"},{"journal-title":"Performance of Cache Memory Subsystems for Multicore Architectures","year":"0","author":"ramasubramanian","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20573-6_71"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/563519.563522"},{"journal-title":"System Performance with varying L1 Instruction and Data Cache Sizes An Empirical Analysis","year":"0","author":"akula","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2007.150"},{"journal-title":"Bluespec Inc Bluespec System Verilog","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.677221"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/11596356_9"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.13"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2428703"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155638"},{"key":"ref26","first-page":"387","article-title":"Analysis and Improvement of Dynamic Multicore Hardware Prefetch Technology Based on Pre-execution","author":"fang","year":"2010","journal-title":"Fifth ICFCST"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540732"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190377.pdf?arnumber=9190377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:13:03Z","timestamp":1656601983000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190377","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}