{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:31:54Z","timestamp":1730302314265,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190402","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 10-bit 500 MSPS Segmented CS-DAC of > 77 dB SFDR upto the Nyquist with Hexa-decal biasing"],"prefix":"10.1109","author":[{"given":"Smrutilekha","family":"Samanta","sequence":"first","affiliation":[]},{"given":"Santanu","family":"Sarkar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"360","article-title":"A 16b 6GS\/S nyquist DAC with imd-90dBc up to 1.9 GHz in 16nm CMOS","author":"lin","year":"0","journal-title":"2018 IEEE International Solid-State Circuits Conference-(ISSCC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168651"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819163"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.87"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICUWB.2016.7790613"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/BCTM.2012.6352646"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866819"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900279"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0309-x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2791462"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661650122X"},{"key":"ref2","first-page":"1","article-title":"A 28- nm CMOS 1 V 3.5 GS\/s 6-bit DAC With Signal-Independent Delta- I Noise DfT Scheme","volume":"early edition","author":"radulov","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2771102"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s13369-015-1908-2"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190402.pdf?arnumber=9190402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:16Z","timestamp":1656602236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190402","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}