{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:04:26Z","timestamp":1725609866293},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190441","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["FPGA based Compressive Sensing Framework for Video Compression on Edge Devices"],"prefix":"10.1109","author":[{"given":"Abin Bassam","family":"Ayub","sequence":"first","affiliation":[]},{"given":"Pallab Kumar","family":"Nath","sequence":"additional","affiliation":[]},{"given":"Venkat","family":"Rangan","sequence":"additional","affiliation":[]},{"given":"Chetan Singh","family":"Thakur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1364\/OE.21.010526"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2214851"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1002\/cpa.20124","article-title":"Stable signal re-covery from incomplete and inaccurate measurements","author":"candes","year":"2006","journal-title":"Communications on Pure and Applied Mathematics"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2006.881199"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1364\/OE.24.009013"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2973396"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2011.2146090"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2016.2602099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052917"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2011.6126254"},{"journal-title":"Modeling Synthesis and Rapid Prototyping with the Verilog HDL","year":"1999","author":"ciletti","key":"ref9"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190441.pdf?arnumber=9190441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:16Z","timestamp":1656602236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190441","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}