{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T11:18:59Z","timestamp":1742642339304},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190442","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:16:08Z","timestamp":1599758168000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["An 8T TG-DTMOS Based Subthreshold SRAM Cell with Improved Write Ability and Access Times"],"prefix":"10.1109","author":[{"given":"Ankush","family":"Chunn","sequence":"first","affiliation":[]},{"given":"Akshay","family":"Agrawal","sequence":"additional","affiliation":[]},{"given":"Alok","family":"Naugarhiya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2424376"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.556151"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817254"},{"key":"ref13","first-page":"487","article-title":"A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-Low Power Annlications","author":"prasad","year":"2017","journal-title":"Int'l Symp on VLSI Design and Test"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPCC48220.2019.8988321"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071690"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2017.09.022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea8040041"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.64"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DC09"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5283"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2015","author":"weste","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2520490"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190442.pdf?arnumber=9190442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:16Z","timestamp":1656587836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190442","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}