{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:31:59Z","timestamp":1730302319771,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190485","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Reconfigurable Hardware Design for Polynomial Galois Field Arithmetic Operations"],"prefix":"10.1109","author":[{"given":"Hariveer","family":"Inumarty","sequence":"first","affiliation":[]},{"given":"Mohamed Asan","family":"Basiri M.","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1023\/A:1008013818413","article-title":"Low-Energy Digit-Serial\/Parallel Finite Field Multipliers","volume":"19","author":"song","year":"1998","journal-title":"Journal of VLSI Signal Processing Systems for Signal Image and Video Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017695"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.07.003"},{"key":"ref6","first-page":"109","article-title":"Flexible VLSI architectures for Galois field multipliers","volume":"50","author":"m","year":"2017","journal-title":"Integration the VLSI Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(03)00172-1"},{"key":"ref8","first-page":"125","article-title":"An Universal VLSI Architecture for Bit-Parallel Computation in GF(2m)","author":"lin","year":"0","journal-title":"IEEE Asia-Pacific Conference on Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICIME.2010.5477629"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1016\/j.micpro.2018.11.002","article-title":"Asynchronous Hardware Implementations for Crypto Primitives","volume":"64","author":"m","year":"2019","journal-title":"Microprocessors and Microsystems"},{"key":"ref9","first-page":"578","volume":"6","author":"beth","year":"1988","journal-title":"Architectures for expo nentiation in GF(2m)"},{"key":"ref1","first-page":"1","article-title":"Hardware Optimization for Crypto Implementation","author":"m","year":"0","journal-title":"IEEE VLSI Design and Test Symposium"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190485.pdf?arnumber=9190485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:16Z","timestamp":1656602236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190485","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}