{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T05:33:08Z","timestamp":1770960788919,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190486","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["An 18 mV Offset, 193 ps Sensing Delay, and Low Static Current Sense Amplifier for SRAM"],"prefix":"10.1109","author":[{"given":"Pallab Pran","family":"Dutta","sequence":"first","affiliation":[]},{"given":"Arun Mohan","family":"B","sequence":"additional","affiliation":[]},{"given":"Saroj","family":"Mondal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"baker","year":"2019","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.67"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2016.8064841"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001965"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2017.8368862"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RSM.2011.6088314"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2014.7019459"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","location":"Bhubaneswar, India","start":{"date-parts":[[2020,7,23]]},"end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190486.pdf?arnumber=9190486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:17Z","timestamp":1656602237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190486","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}