{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T15:55:16Z","timestamp":1756310116785,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190559","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T17:16:08Z","timestamp":1599758168000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Classification based scheduling in Heterogeneous ISA Architectures"],"prefix":"10.1109","author":[{"given":"Nirmal Kumar","family":"Boran","sequence":"first","affiliation":[]},{"given":"Dinesh Kumar","family":"Yadav","sequence":"additional","affiliation":[]},{"given":"Rishabh","family":"Iyer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"322","article-title":"Dy-namos: dynamic schedule migration for heterogeneous cores","author":"padmanabha","year":"0","journal-title":"Proceedings of the 48th International Symposium on Microarchitecture"},{"key":"ref11","first-page":"144","article-title":"Computers, complexity, and controversy","author":"colwell","year":"2000","journal-title":"Readings in Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/HPCA.2013.6522302"},{"key":"ref13","article-title":"Exploring opportunities for heterogeneous-isa core architectures inhigh-performance mobile socs","author":"wooseok","year":"2017","journal-title":"The University of Texas at Austin"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/1250662.1250712"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ISPASS.2011.5762738"},{"key":"ref16","article-title":"Scheduling heterogeneous multi-cores through performance impact esti-mation (pie)","author":"van craeynest","year":"2012","journal-title":"ISCA"},{"key":"ref17","article-title":"Power-performance modeling on asym-metric multi-cores","author":"pricopi","year":"2013","journal-title":"CASES"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/EWDTS.2016.7807641"},{"key":"ref19","article-title":"Collecting performance data with PAPI-C","author":"terpstra","year":"2009","journal-title":"Tools for High Performance Computing 2009 - International Workshop on Parallel Tools for High Performance Computing"},{"key":"ref4","article-title":"Evaluation of the raw microprocessor: Anexposed-wire-delay architecture for ILP and streams","author":"taylor","year":"2004","journal-title":"In31st International Symposium on Computer Architecture (ISCA 2004)"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/L-CA.2003.6","article-title":"Processor power reduction via single-isa heterogeneous multi-core architectures","volume":"2","author":"rakesh","year":"2003","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref6","first-page":"261","volume":"40","author":"devuyst","year":"2012","journal-title":"Execution migration ina heterogeneous-isa chip multiprocessor"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1273440.1250686"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISCA.2014.6853218"},{"key":"ref2","article-title":"Single-ISA heterogeneous multi-core architectures: Thepotential for processor power reduction","author":"rakesh","year":"0","journal-title":"Proc MICRO-36"},{"key":"ref1","article-title":"Performance modelling and dynamic scheduling on heterogeneous-isa multicore architectures","author":"boran","year":"0","journal-title":"Int'l Symp on VLSI Design and Test"},{"key":"ref9","article-title":"Composite cores:Pushing heterogeneity into a core","author":"andrew","year":"2012","journal-title":"MICRO-45"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/2086696.2086701"},{"key":"ref21","article-title":"Mcpat: an integrated power, area, and timing modelingframework for multicore and many core architectures","author":"li","year":"2009","journal-title":"Microarchitecture"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190559.pdf?arnumber=9190559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:17:15Z","timestamp":1656587835000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190559","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}