{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T05:03:46Z","timestamp":1755839026713,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190580","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Side Channel Leakage Assessment Strategy On Attack Resistant AES Architectures"],"prefix":"10.1109","author":[{"given":"Shabbir","family":"Darbar","sequence":"first","affiliation":[]},{"given":"Mervin","family":"J.","sequence":"additional","affiliation":[]},{"given":"David","family":"Selvakumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A DPA-resistant Compact AES S-Box Circuit using Additive Mask","author":"morioka","year":"2004","journal-title":"Computer Security Composium (CSS)"},{"year":"2007","author":"mui","journal-title":"Practical Implementation of Rijndael S-Box Using Combinational Logic","key":"ref11"},{"key":"ref12","first-page":"239","author":"satoh","year":"2001","journal-title":"A Compact Rijndael Hardware Architecture with S-Box Optimization"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/VLSI-SATA.2016.7593048"},{"key":"ref14","article-title":"ChipWhisperer: An Open-Source Platform for Hardware Embedded Security Research","author":"o'flynn","year":"2015","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/11545262_32","article-title":"A Very Compact S-box for AES","author":"canright","year":"2005","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2005 Edinburgh UK"},{"key":"ref4","article-title":"A Very Compact “Perfectly Masked” S-Box for AES","author":"canright","year":"2009","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref3","article-title":"An Improved Masked S-box for AES and Hardware Implementation","author":"zeng","year":"2012","journal-title":"Journal of Convergence Information Technology"},{"key":"ref6","first-page":"115","article-title":"A testing methodology for side-channel resistance validation","volume":"7","author":"gilbert goodwill","year":"0","journal-title":"NIST Non-invasive Attack Testing Workshop"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/HST.2012.6224326"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1080\/23742917.2016.1231523","article-title":"Power analysis attacks on the AES-128 S-box using DPA and CPA","volume":"1","author":"owen lo","year":"2017","journal-title":"Technical cyber security"},{"year":"2006","author":"mangard","journal-title":"Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations","key":"ref7"},{"year":"2005","author":"mangard","journal-title":"Successfully Attacking Masked AES Hardware Implementations","key":"ref2"},{"key":"ref1","first-page":"309","author":"mehdi","year":"2001","journal-title":"An implementation of des and aes secure against some attacks"},{"key":"ref9","first-page":"413","volume":"3557","author":"oswald","year":"2005","journal-title":"A Side-Channel Analysis Resistant Description of the AES S-Box"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2020,7,23]]},"location":"Bhubaneswar, India","end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190580.pdf?arnumber=9190580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:16Z","timestamp":1656602236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190580","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}