{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T01:51:03Z","timestamp":1768701063899,"version":"3.49.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/vdat50263.2020.9190590","type":"proceedings-article","created":{"date-parts":[[2020,9,10]],"date-time":"2020-09-10T21:16:08Z","timestamp":1599772568000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["3D-NoCNN: NoC based Clustered Architecture for Neural Networks"],"prefix":"10.1109","author":[{"given":"Aneek","family":"Jash","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayut","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naif","family":"Noyel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramapati","family":"Patra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hemanta Kumar","family":"Mondal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1203","article-title":"Implementation and simulation of a cluster-based hierarchical noc architecture for multiprocessor soc","volume":"2","author":"leng","year":"0","journal-title":"IEEE International Symposium on Communications and Information Technology ISCIT 2005"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.29"},{"key":"ref12","first-page":"1","article-title":"Scalable NoCbased Neuromorphic Hardware Learning and Inference","author":"fang","year":"0","journal-title":"2018 International Joint Conference on Neural Networks (IJCNN)"},{"key":"ref13","first-page":"177183","article-title":"Propagation of electrical signals along giant nerve fibres","volume":"140","author":"hodgkin","year":"0","journal-title":"Proceedings of the Royal Society of London Series B Biological Sciences"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref15","first-page":"135","article-title":"Traffic-thermal mutualcoupling co-simulation platform for three-dimensional Network-on-Chip","author":"jheng","year":"0","journal-title":"Proc Int Symp VLSI Design Automat Test (VLSI-DAT)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.24"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/BWCCA.2010.50"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref3","article-title":"Dynamical systems in neuroscience: the geometry of excitability and bursting, ser. Computational Neuroscience","author":"priscila","year":"2007","journal-title":"Eugene M Izhikevich"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.3389\/fnins.2015.00141","article-title":"A re-configurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128k synapses","volume":"9","author":"qiao","year":"2015","journal-title":"Frontiers in Neuroscience"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1007\/s10710-011-9130-9","article-title":"Hardware spiking neural network prototyping and application","volume":"12","author":"seamus","year":"2011","journal-title":"Genetic Programming and Evolvable Machines"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.142"},{"key":"ref2","first-page":"177","author":"priscila","year":"2016","journal-title":"DHyANA A NoC-based neural network hardware architecture"},{"key":"ref1","first-page":"1","article-title":"The cat is out of the bag: cortical simulations with 109 neurons, 1013 synapses","author":"ananthanarayanan","year":"0","journal-title":"High Performance Computing Networking Storage and Analysis Proceedings of the Conference on"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nrn2886"}],"event":{"name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","location":"Bhubaneswar, India","start":{"date-parts":[[2020,7,23]]},"end":{"date-parts":[[2020,7,25]]}},"container-title":["2020 24th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9184154\/9190176\/09190590.pdf?arnumber=9190590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:16Z","timestamp":1656602236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9190590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vdat50263.2020.9190590","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}